{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T05:25:50Z","timestamp":1733289950679,"version":"3.30.1"},"reference-count":24,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2002,1]]},"DOI":"10.1016\/s0026-2714(01)00237-2","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T18:58:33Z","timestamp":1034621913000},"page":"3-13","source":"Crossref","is-referenced-by-count":1,"title":["Novel design of driver and ESD transistors with significantly reduced silicon area"],"prefix":"10.1016","volume":"42","author":[{"given":"Koen G","family":"Verhaege","sequence":"first","affiliation":[]},{"given":"Markus","family":"Mergens","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Russ","sequence":"additional","affiliation":[]},{"given":"John","family":"Armer","sequence":"additional","affiliation":[]},{"given":"Phillip","family":"Jozwiak","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1995","series-title":"ESD in silicon integrated circuits","author":"Amerasekera","key":"10.1016\/S0026-2714(01)00237-2_BIB1"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB2","unstructured":"Amerasekera A, et al. The impact of technology scaling on ESD robustness and protection circuit design. EOS\/ESD, 1994. p. 237\u201345"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB3","unstructured":"Palella A, Domingos H. A design methodology for ESD protection networks. EOS\/ESD, 1985. p. 24\u201340"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB4","unstructured":"Diaz C, et al. Source contact placement for efficient ESD\/EOS protection in grounded-substrate MOS IC's. US Patent filed, 1993"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB5","doi-asserted-by":"crossref","unstructured":"Diaz C, et al. Studies of EOS susceptibility in 0.6 \u03bcm nMOS ESD I\/O protection structures. EOS\/ESD, 1993. p. 83\u201391","DOI":"10.1016\/0304-3886(94)90035-3"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB6","doi-asserted-by":"crossref","unstructured":"Duvvury C, et al. Achieving uniform nMOS device power distribution for sub-micron ESD reliability. IEDM, 1992. p. 131\u20134","DOI":"10.1109\/IEDM.1992.307325"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB7","unstructured":"Duvvury C, et al. ESD design considerations for ULSI. EOS\/ESD, 1985. p. 45\u20138"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB8","doi-asserted-by":"crossref","unstructured":"Krakauer D, et al. ESD protection in a 3.3 V sub-micron silicided CMOS technology. EOS\/ESD Symposium, 1992. p. 250\u20137","DOI":"10.1016\/0304-3886(93)90004-Q"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB9","unstructured":"Krieger G. Non-uniform ESD current distribution due to improper metal routing. EOS\/ESD, 1991. p. 104\u20139"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB10","unstructured":"Park HB, et al. A novel NMOS transistor for high performance ESD protection devices in a 0.18 \u03bcm CMOS technology, utilizing salicide process. EOS\/ESD, 2000. p. 407\u201312"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB11","unstructured":"Polgreen T, et al. Improving the ESD failure threshold of silicided NMOS output transistors by ensuring uniform current flow. EOS\/ESD Symposium, 1989. p. 167\u201374"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB12","unstructured":"Amerasekera A, et al. Correlating drain junction scaling, salicided thickness, and lateral NPN behavior with the ESD\/EOS performance of a 0.25 \u03bcm CMOS process. IEDM, 1996. p. 893\u20136"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB13","doi-asserted-by":"crossref","unstructured":"Duvvury C, et al. Substrate pump NMOS for ESD protection application. EOS\/ESD Symposium, 2000. p. 18\u201328","DOI":"10.1109\/EOSESD.2000.890022"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB14","doi-asserted-by":"crossref","unstructured":"Notermans G, et al. The effect of silicide on ESD performance. IRPS, 1999. p. 154\u20138","DOI":"10.1109\/RELPHY.1999.761607"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB15","unstructured":"Smith JC. An anti-snapback circuit technique for inhibiting parasitic bipolar conduction. EOS\/ESD, 1999. p. 62\u20139"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB16","doi-asserted-by":"crossref","unstructured":"Bock K, et al. Influence of well profile and gate length on ESD performance of a fully silicided 0.25 \u03bcm CMOS technology. EOS\/ESD, 1997. p. 308\u201315","DOI":"10.1109\/EOSESD.1997.634258"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB17","doi-asserted-by":"crossref","unstructured":"Verhaege K, Russ C. Wafer cost reduction through design of high performance fully silicided ESD devices. EOS\/ESD Symposium, 2000. p. 18\u201328","DOI":"10.1109\/EOSESD.2000.890023"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB18","unstructured":"Russ C, Mergens M, Verhaege K, Armer J, Jozwiak P, Kolluri G, Avery L. GGSCRs: GGNMOS triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS technologies. Proceedings of EOS\/ESD Symposium, 2001, Portland, USA"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB19","unstructured":"Mergens M, Verhaege K, Russ C, Armer J, Jozwiak P, Kolluri G, Avery L. Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling. Proceedings of EOS\/ESD Symposium, 2001, Portland, USA"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB20","unstructured":"Avery L. Low trigger voltage SCR protection device and structure. US Patent 5,072,273"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB21","unstructured":"Avery L. SCR electrostatic discharge protection for integrated circuits. US Patent 5,343,053"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB22","unstructured":"Avery L. Electrostatic discharge protection circuit for a NMOS or lateral NPN transistor. US Patent 5,519,242"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB23","doi-asserted-by":"crossref","unstructured":"Duvvury C, Diaz C. Dynamic gate coupling of NMOS for efficient output ESD protection. IRPS, 1992. p. 141\u201350","DOI":"10.1109\/IRPS.1992.363289"},{"key":"10.1016\/S0026-2714(01)00237-2_BIB24","unstructured":"Maloney T, et al. Transmission line pulsing techniques for circuit modeling of ESD phenomena. EOS\/ESD, 1985. p. 49\u201354"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401002372?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271401002372?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,7]],"date-time":"2020-01-07T20:53:56Z","timestamp":1578430436000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271401002372"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,1]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2002,1]]}},"alternative-id":["S0026271401002372"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(01)00237-2","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2002,1]]}}}