{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,7]],"date-time":"2024-12-07T05:17:39Z","timestamp":1733548659869,"version":"3.30.1"},"reference-count":25,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2002,7]]},"DOI":"10.1016\/s0026-2714(02)00080-x","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T22:58:33Z","timestamp":1034636313000},"page":"1141-1149","source":"Crossref","is-referenced-by-count":6,"title":["Hierarchical test generation for combinational circuits with real defects coverage"],"prefix":"10.1016","volume":"42","author":[{"given":"T","family":"Cib\u00e1kov\u00e1","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Fischerov\u00e1","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E","family":"Gramatov\u00e1","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W","family":"Kuzmicz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.A","family":"Pleskacz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(02)00080-X_BIB1","unstructured":"Maly W, Shen JP, Ferguson FJ. Systematic characterisation of physical defects for fault analysis of MOS IC cells. In: Proceedings of International Test Conference, ITC'84, Philadelphia, USA, 1984. p. 390\u20139"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB2","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","article-title":"Inductive fault analysis of MOS integrated circuits","author":"Shen","year":"1985","journal-title":"IEEE Des. Test"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB3","unstructured":"Maxwell PC, Aitken RC. The effectiveness of IDDQ, functional and scan tests: How many fault coverages do we need? In: Proceedings of International Test Conference, ITC'92, Baltimore, MD, USA, 1992. p. 169\u201377"},{"issue":"5","key":"10.1016\/S0026-2714(02)00080-X_BIB4","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","article-title":"Fault modeling and logic simulation of CMOS and MOS integrated circuits","volume":"57","author":"Wadsack","year":"1978","journal-title":"Bell System Tech. J."},{"year":"1998","series-title":"Defect oriented testing for CMOS analog and digital circuits","author":"Sachdev","key":"10.1016\/S0026-2714(02)00080-X_BIB5"},{"year":"1997","series-title":"Physical defects. Introduction to IDDQ testing","author":"Chakravarty","key":"10.1016\/S0026-2714(02)00080-X_BIB6"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB7","unstructured":"Storey T, Maly W, Andrews J, Mishe M. Comparing stuck fault and current testing via CMOS chip test. In: Proceedings of European Test Conference, ETC'91, Munich, Germany, April 1991. p. 149\u201356"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB8","doi-asserted-by":"crossref","unstructured":"Hawkins ChF, Soden JM, Righter AW, Ferguson FJ. Defect classes\u2013\u2013an overdue paradigm for CMOS IC testing. In: Proceedings of International Test Conference, ITC'94, Washington, USA, 1994. p. 413\u201326","DOI":"10.1109\/TEST.1994.527983"},{"issue":"3","key":"10.1016\/S0026-2714(02)00080-X_BIB9","first-page":"5","article-title":"IDDQ testing: A review","volume":"291\u2013303","author":"Soden","year":"1992","journal-title":"J. Electron. Test.: Theory Appl."},{"key":"10.1016\/S0026-2714(02)00080-X_BIB10","doi-asserted-by":"crossref","unstructured":"Chess B, Freitas A, Ferguson FJ, Larrabee T. Testing CMOS logic gates for realistic shorts. In: Proceedings of International Test Conference, ITC'94, Washington, USA, 1994. p. 395\u2013402","DOI":"10.1109\/TEST.1994.527981"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB11","doi-asserted-by":"crossref","unstructured":"Aitken RC. A comparison of defect models for fault location with IDDQ measurements. In: Proceedings of International Test Conference, ITC'92, Baltimore, MD, USA, 1992. p. 778\u201387","DOI":"10.1109\/TEST.1992.527900"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB12","doi-asserted-by":"crossref","unstructured":"Gulati RK, Mao W, Goel DK. Detection of `undetectable\u201d faults using IDDQ testing. In: Proceedings of International Test Conference, ITC'92, Baltimore, MD, USA, 1992. p. 771\u20138","DOI":"10.1109\/TEST.1992.527899"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB13","doi-asserted-by":"crossref","unstructured":"Mahlstedt N, Heinitz M, Alt J. Test generation for IDDQ testing and leakage fault detection in CMOS circuits. In: Proceedings of International Test Conference, ITC'92, Baltimore, MD, USA, 1992. p. 486\u201391","DOI":"10.1109\/EURDAC.1992.246199"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB14","unstructured":"Bollinger SW, Midkiff SF. On test generation for IDDQ testing of bridging faults. In: Proceedings of International Test Conference, ITC'91, Nashville, TN, USA, 1991. p. 599\u2013607"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB15","doi-asserted-by":"crossref","unstructured":"Blyzniuk M, Cib\u00e1kov\u00e1 T, Gramatov\u00e1 E, Kuzmicz W, Lobur M, Pleskacz W, et al. Defect oriented fault coverage of 100% stuck-at fault test sets. In: Proceedings of the 7th International Conference Mixed Design of Integrated Circuits and Systems, MIXDES 2000, Gdynia, Poland, June 2000. p. 511\u20136","DOI":"10.1109\/ETW.2000.873781"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB16","doi-asserted-by":"crossref","unstructured":"Blyzniuk M, Cib\u00e1kov\u00e1 T, Gramatov\u00e1 E, Kuzmicz W, Lobur M, Pleskacz W, et al. Hierarchical defect-oriented fault simulation for digital circuits. In: Proceedings of IEEE European Test Workshop, ETW 2000, Cascais, Portugal, May 2000. p. 69\u201374","DOI":"10.1109\/ETW.2000.873781"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB17","unstructured":"Gramatov\u00e1 E, Somorovsk\u00e1 A, Ga\u0161par J, Manhaeve H. Test pattern generation system for IDDQ\u2013voltage test experiments. In: Proceedings of IEEE European Test Workshop, ETW' 98, Barcelona, Spain, May 1998. p. 193\u20134"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB18","unstructured":"Gramatov\u00e1 E, Cib\u00e1kov\u00e1 T, Miklo\u0161 P. Defect oriented TPG for combined IDDQ\u2013voltage testing of combinational circuits. In: Informal Digest of IEEE European Test Workshop 2000, Cascais, Portugal, May 2000. p. 317\u20138"},{"year":"1985","series-title":"Logic testing and design for testability","author":"Fujiwara","key":"10.1016\/S0026-2714(02)00080-X_BIB19"},{"year":"1990","series-title":"Digital systems testing and testable design","author":"Abramovici","key":"10.1016\/S0026-2714(02)00080-X_BIB20"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB21","doi-asserted-by":"crossref","unstructured":"Pleskacz WA, Kasprowicz D, Oleszczak T, Kuzmicz W. CMOS standard cells characterization for defect based testing. In: Proceedings of IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT'01, San Francisco, USA, October 2001. p. 384\u201392","DOI":"10.1109\/DFTVS.2001.966792"},{"key":"10.1016\/S0026-2714(02)00080-X_BIB22","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/TCAD.1985.1270112","article-title":"Modeling of litography-related yield losses for CAD in VLSI circuits","volume":"CAD-4","author":"Maly","year":"1985","journal-title":"IEEE Trans. CAD"},{"issue":"4","key":"10.1016\/S0026-2714(02)00080-X_BIB23","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1147\/rd.284.0461","article-title":"Modeling of defects in integrated circuit photolithographic patterns","volume":"28","author":"Stapper","year":"1984","journal-title":"IBM J. Res. Develop."},{"issue":"4","key":"10.1016\/S0026-2714(02)00080-X_BIB24","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1109\/PROC.1983.12619","article-title":"Integrated circuit yield statistics","volume":"71","author":"Stapper","year":"1983","journal-title":"Proc. IEEE"},{"issue":"12","key":"10.1016\/S0026-2714(02)00080-X_BIB25","doi-asserted-by":"crossref","first-page":"2023","DOI":"10.1016\/S0026-2714(01)00092-0","article-title":"Probabilistic analysis of CMOS physical defects in VLSI circuits for test coverage improvement","volume":"41","author":"Blyzniuk","year":"2001","journal-title":"Microelectron. Reliab."}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S002627140200080X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S002627140200080X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T19:12:35Z","timestamp":1733512355000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S002627140200080X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,7]]},"references-count":25,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2002,7]]}},"alternative-id":["S002627140200080X"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(02)00080-x","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2002,7]]}}}