{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T07:47:34Z","timestamp":1761292054658},"reference-count":10,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1016\/s0026-2714(02)00127-0","type":"journal-article","created":{"date-parts":[[2003,3,4]],"date-time":"2003-03-04T16:29:22Z","timestamp":1046795362000},"page":"71-79","source":"Crossref","is-referenced-by-count":6,"title":["TCAD and SPICE modeling help solve ESD protection issues in analog CMOS technology"],"prefix":"10.1016","volume":"43","author":[{"given":"D.","family":"Tr\u00e9mouilles","sequence":"first","affiliation":[]},{"given":"G.","family":"Bertrand","sequence":"additional","affiliation":[]},{"given":"M.","family":"Bafleur","sequence":"additional","affiliation":[]},{"given":"F.","family":"Beaudoin","sequence":"additional","affiliation":[]},{"given":"P.","family":"Perdu","sequence":"additional","affiliation":[]},{"given":"N.","family":"Guitard","sequence":"additional","affiliation":[]},{"given":"L.","family":"Lescouz\u00e8res","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"9","key":"10.1016\/S0026-2714(02)00127-0_BIB1","doi-asserted-by":"crossref","first-page":"1373","DOI":"10.1109\/4.944666","article-title":"Analysis and compact modeling of a vertical grounded-base NPN bipolar transistor used as an ESD protection in a smart power technology","volume":"36","author":"Bertrand","year":"2001","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/S0026-2714(02)00127-0_BIB2","unstructured":"Bertrand G. Conception et mod\u00e9lisation \u00e9lectrique de structures de protection contre les d\u00e9charges \u00e9lectrostatiques en technologies BICMOS et CMOS analogique, PhD Thesis, no. 609, INSA-Toulouse (France), 20 July 2001"},{"key":"10.1016\/S0026-2714(02)00127-0_BIB3","series-title":"ESD in silicon integrated circuits","author":"Amerasekera","year":"1995"},{"key":"10.1016\/S0026-2714(02)00127-0_BIB4","doi-asserted-by":"crossref","unstructured":"Mergens M, et al. Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior. IRPS 1999, San Diego, 23\u201325 March 1999. p. 167\u201378","DOI":"10.1109\/RELPHY.1999.761609"},{"key":"10.1016\/S0026-2714(02)00127-0_BIB5","first-page":"318","article-title":"Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations","author":"Amerasekera","year":"1996","journal-title":"IRPS Symp."},{"key":"10.1016\/S0026-2714(02)00127-0_BIB6","doi-asserted-by":"crossref","first-page":"859","DOI":"10.1051\/rphysap:019840019010085900","article-title":"Premier et second claquage dans les transistors MOS","volume":"19","author":"Tranduc","year":"1984","journal-title":"Revue de Physique Applique"},{"key":"10.1016\/S0026-2714(02)00127-0_BIB7","series-title":"Physics of semiconductor devices","author":"Sze","year":"1981"},{"key":"10.1016\/S0026-2714(02)00127-0_BIB8","unstructured":"Russ C. ESD protection devices for CMOS technologies: processing impact, modeling, and testing issues, PhD Thesis, Shaker Verlag, ISBN 3-8265-6664-5, April 1999"},{"key":"10.1016\/S0026-2714(02)00127-0_BIB9","doi-asserted-by":"crossref","unstructured":"Desplats R, et al. Backside localization of current leakage faults using thermal laser stimulation. 12th European Symposium Reliability of Electron Devices, Failure Physics and Analysis, 1\u20135 October 2001. p. 1539\u201344","DOI":"10.1016\/S0026-2714(01)00167-6"},{"key":"10.1016\/S0026-2714(02)00127-0_BIB10","doi-asserted-by":"crossref","unstructured":"Sponton L, et al. ESD protection structures for BCD5 smart power technologies. 12th European Symposium Reliability of Electron Devices, Failure Physics and Analysis, 1\u20135 October 2001. p. 1683\u201387","DOI":"10.1016\/S0026-2714(01)00188-3"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271402001270?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271402001270?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,31]],"date-time":"2019-03-31T12:53:12Z","timestamp":1554036792000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271402001270"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":10,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["S0026271402001270"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(02)00127-0","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2003,1]]}}}