{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T05:52:31Z","timestamp":1733896351554,"version":"3.30.1"},"reference-count":23,"publisher":"Elsevier BV","issue":"12","license":[{"start":{"date-parts":[[2002,12,1]],"date-time":"2002-12-01T00:00:00Z","timestamp":1038700800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2002,12]]},"DOI":"10.1016\/s0026-2714(02)00262-7","type":"journal-article","created":{"date-parts":[[2002,11,11]],"date-time":"2002-11-11T21:13:38Z","timestamp":1037049218000},"page":"1893-1901","source":"Crossref","is-referenced-by-count":2,"title":["The optimization design of bump interconnections in flip chip packages from the electrical standpoint"],"prefix":"10.1016","volume":"42","author":[{"given":"De-Shin","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Yu","family":"Ni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(02)00262-7_BIB1","unstructured":"Elenius P, Levine L. Comparing flip-chip and wire-bond interconnection technolgies. Chip Scale Review, ChipScaleReview.com 2000. p. 81\u20137"},{"year":"1995","series-title":"Flip chip technologies","author":"Lau","key":"10.1016\/S0026-2714(02)00262-7_BIB2"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB3","doi-asserted-by":"crossref","unstructured":"Wolverton M, Chan YW, Baughn T. Analyses of flip chip bumps and solder joints for six sigma manufacturing. InterSociety Conference in Thermal Phenomena, 1998. p. 166\u201370","DOI":"10.1109\/ITHERM.1998.689536"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB4","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1109\/6040.883763","article-title":"Solder bump reliability\u2013\u2013issues on bump layout","volume":"23","author":"Alander","year":"2000","journal-title":"IEEE Trans. Adv. Packg."},{"key":"10.1016\/S0026-2714(02)00262-7_BIB5","first-page":"554","article-title":"Optimization of design and manufacturing parameters for solder joint geometry and self-alignment in flip-chip technology","author":"Zhu","year":"1998","journal-title":"IEEE"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB6","doi-asserted-by":"crossref","unstructured":"Schubert A, Dudek R, Michel B, Reichl H, Jiang H. Materials mechanics and mechanical reliability of flip chip assembilies on organic substrates. Int Symp Adv Packg Mater, 1997. p. 106\u20139","DOI":"10.1109\/ISAPM.1997.581268"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB7","doi-asserted-by":"crossref","unstructured":"Popelar SF. A parametric study of flip chip reliability based on solder fatigue modeling. IEEE\/CPMT Int Electron Manuf Technol Symp, 1997. p. 299\u2013307","DOI":"10.1109\/IEMT.1997.626935"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB8","doi-asserted-by":"crossref","unstructured":"Yegnasubramanian S, Deshmukh R, Fanucci R, Gannon J, Serafino A, Morris JR. Designed experiment to assess flip-chip-on-borad reliability. IEEE\/CPMT Int Electron Manuf Technol Symp, 1998. p. 16\u201323","DOI":"10.1109\/IEMT.1998.731003"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB9","doi-asserted-by":"crossref","unstructured":"Schubert A, Dudek R, Vogel D, Michel B, Reichl H, Jiang H. Thermo-mechanical reliability of flip chip structures used in DCA and CSP. Int Symp Adv Packg Mater, 1998. p. 153\u2013160","DOI":"10.1109\/ISAPM.1998.664453"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB10","doi-asserted-by":"crossref","unstructured":"Michaelides S, Sitaraman SK. Effect of material and geometry parameters on the thermal\u2013mechanical reliability of flip-chip assemblies. InterSociety Conference on Thermal Phenomena, 1998. p. 193\u2013200","DOI":"10.1109\/ITHERM.1998.689540"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB11","unstructured":"Li W, Fields H, Parker R. Flip-chip on board (FCOB): solderability, reliability and the role of surface finish. International Symposium on Advanced Packaging Materials, 2000. p. 172\u20134"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB12","doi-asserted-by":"crossref","unstructured":"Chengalva MK, Jeter N, Baxter SC. Effect of circuit board flexure on flip chips before underfill. Electronic Components and Technology Conference, 2000. p. 657\u201365","DOI":"10.1109\/ECTC.2000.853229"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB13","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1080\/03052150212724","article-title":"Using a new strategy to optimize the bump design parameters in flip chip packages","volume":"34","author":"Liu","year":"2002","journal-title":"Eng Opt"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB14","first-page":"118","article-title":"Prediction of solder joint geometries in array-type interconnects","volume":"118","author":"Heinrich","year":"1996","journal-title":"J. Electron. Pack. Trans. ASME"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB15","unstructured":"Lee YC. Introduction to electronic packaging and studies for flip-chip\/BGA soldering and flip-chip bonding. Seminar Report, University of Colorado, Boulder, Colorado, USA, 1996"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB16","unstructured":"Walker CS. Capacitance, inductance, and crosstalk analysis. Artech House; 1990"},{"year":"1975","series-title":"Adaptation in natural and artificial systems","author":"Holland","key":"10.1016\/S0026-2714(02)00262-7_BIB17"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB18","unstructured":"De Jong KA. An analysis of the behavior of a class of genetic adaptive systems. Doctoral dissertation, University of Michigan, Ann Arbor, 1975"},{"year":"1989","series-title":"Genetic algorithms in search, optimization and machine learning","author":"Goldberg","key":"10.1016\/S0026-2714(02)00262-7_BIB19"},{"year":"1972","series-title":"Algebraic, geometric and stochastic aspects of genetic operators","author":"Foo","key":"10.1016\/S0026-2714(02)00262-7_BIB20"},{"key":"10.1016\/S0026-2714(02)00262-7_BIB21","unstructured":"APTOS Corporation. Solder Bump Design Guideline"},{"year":"1997","series-title":"Solder joint reliability of BGA, CSP, flip chip and fine pitch SMT assemblies","author":"Lau","key":"10.1016\/S0026-2714(02)00262-7_BIB22"},{"issue":"4","key":"10.1016\/S0026-2714(02)00262-7_BIB23","doi-asserted-by":"crossref","first-page":"400","DOI":"10.1299\/jsmea.43.400","article-title":"Experimental techniques for fatigue reliability of BGA solder bump in electronic packaging","volume":"43","author":"Lee","year":"2000","journal-title":"JSME Int. J. Ser. A"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271402002627?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271402002627?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T23:09:13Z","timestamp":1733872153000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271402002627"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,12]]},"references-count":23,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2002,12]]}},"alternative-id":["S0026271402002627"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(02)00262-7","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2002,12]]}}}