{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T05:46:59Z","timestamp":1733982419934,"version":"3.30.2"},"reference-count":13,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1016\/s0026-2714(02)00321-9","type":"journal-article","created":{"date-parts":[[2003,3,4]],"date-time":"2003-03-04T16:29:22Z","timestamp":1046795362000},"page":"427-437","source":"Crossref","is-referenced-by-count":2,"title":["Quasi-3D simulation approach for comparative evaluation of triggering ESD protection structures"],"prefix":"10.1016","volume":"43","author":[{"given":"V.A.","family":"Vashchenko","sequence":"first","affiliation":[]},{"given":"A.","family":"Concannon","sequence":"additional","affiliation":[]},{"given":"M.","family":"ter Beek","sequence":"additional","affiliation":[]},{"given":"P.","family":"Hopper","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(02)00321-9_BIB1","first-page":"1681","article-title":"ESD protection for high frequency integrated circuits","volume":"38","author":"Groph","year":"1998","journal-title":"Solid-State Electron."},{"year":"1998","series-title":"Basic ESD and I\/O design","author":"Dabral","key":"10.1016\/S0026-2714(02)00321-9_BIB2"},{"key":"10.1016\/S0026-2714(02)00321-9_BIB3","doi-asserted-by":"crossref","unstructured":"Mack WD, Meyer RG. New ED protection schemes for BiCMOS processes with application to cellular radio design. In: Proc. IEEE ISCAS, 1992. p. 2699\u2013702","DOI":"10.1109\/ISCAS.1992.230663"},{"key":"10.1016\/S0026-2714(02)00321-9_BIB4","doi-asserted-by":"crossref","unstructured":"Chen JZ, Amerasekera A, Vrotos T. Bipolar SCR ESD protection circuit for high speed submicron bipolar\/BiCMOS circuits. In: Proc. IEDM, 1995. p. 337\u201340","DOI":"10.1109\/IEDM.1995.499209"},{"key":"10.1016\/S0026-2714(02)00321-9_BIB5","doi-asserted-by":"crossref","unstructured":"Vashchenko VA, Martynov YB, Sinkevitch VF. Electrical filamentation in LDD ggMOS protection structures. ESD\/EOS Symposium, 1997. p. 330\u20136","DOI":"10.1109\/EOSESD.1997.634260"},{"key":"10.1016\/S0026-2714(02)00321-9_BIB6","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1109\/16.485531","article-title":"Negative differential conductivity and isothermal drain breakdown of the GaAs MESFET","volume":"43","author":"Vashchenko","year":"1996","journal-title":"IEEE Trans. Electron Dev."},{"key":"10.1016\/S0026-2714(02)00321-9_BIB7","doi-asserted-by":"crossref","first-page":"2080","DOI":"10.1109\/16.544378","article-title":"Electrical current instability at gate breakdown in GaAs MESFET","volume":"43","author":"Vashchenko","year":"1996","journal-title":"IEEE Trans. Electron Dev."},{"key":"10.1016\/S0026-2714(02)00321-9_BIB8","doi-asserted-by":"crossref","unstructured":"Salome P, Leroux C, Mariolle D, Lafond D, Chante JP, Crevel P, et al. An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures. In: Proc. ESD\/EOS Symposium, 1997. p. 337\u201345","DOI":"10.1109\/EOSESD.1997.634261"},{"key":"10.1016\/S0026-2714(02)00321-9_BIB9","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1109\/16.877175","article-title":"Analysis of lateral DMOS power devices under ESD stress conditions","volume":"47","author":"Mergens","year":"2000","journal-title":"IEEE Trans. Electron Dev."},{"key":"10.1016\/S0026-2714(02)00321-9_BIB10","doi-asserted-by":"crossref","first-page":"1544","DOI":"10.1109\/43.898831","article-title":"Perspectives on technology and technology-driven CAD","volume":"19","author":"Dutton","year":"2000","journal-title":"IEEE Trans. Comput. Aid. Design Int. Circ. Sys."},{"key":"10.1016\/S0026-2714(02)00321-9_BIB11","doi-asserted-by":"crossref","unstructured":"Esmark K, Stadler W, Wendel M, Gobner H, Guggenmos X, Fichtner W. Advanced 2D\/3D ESD device simulation\u2013\u2013A powerful tool already used in a pre-Si phase. In: Proc. ESD\/EOS Symp., 2000. p. 4A.3.1\u20133.9","DOI":"10.1109\/EOSESD.2000.890111"},{"key":"10.1016\/S0026-2714(02)00321-9_BIB12","unstructured":"Tsuprem-4, Version 2001.2.0.Avant! Corporation, CA; Medici, Version 2001.2.0.Avant! Corporation, CA"},{"key":"10.1016\/S0026-2714(02)00321-9_BIB13","doi-asserted-by":"crossref","unstructured":"Duvury C, Ramaswamy S, Amerasekera A, Cline R, Andersen B, Gupta V. Substrate pump NMOS for ESD protection applications. In: Proc. ESD\/EOS Symp., 2000. p. 7\u201316","DOI":"10.1109\/EOSESD.2000.890022"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271402003219?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271402003219?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T18:28:18Z","timestamp":1733941698000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271402003219"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":13,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,3]]}},"alternative-id":["S0026271402003219"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(02)00321-9","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}