{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T05:59:05Z","timestamp":1733983145573,"version":"3.30.2"},"reference-count":18,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1016\/s0026-2714(03)00036-2","type":"journal-article","created":{"date-parts":[[2003,4,30]],"date-time":"2003-04-30T23:34:13Z","timestamp":1051745653000},"page":"735-739","source":"Crossref","is-referenced-by-count":0,"title":["Electrical reliability of highly reliable 256M-bit mobile DRAM with top-edge round STI and dual gate oxide"],"prefix":"10.1016","volume":"43","author":[{"given":"Chihoon","family":"Lee","sequence":"first","affiliation":[]},{"given":"Donggun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyeong Joon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Wonshik","family":"Lee","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(03)00036-2_BIB1","first-page":"294","article-title":"Double boosting pump, hybrid current sense amplifier, and binary weighted temperature sensor adjustment schemes for 1.8 V 128 Mb mobile DRAMs","author":"Sim","year":"2002","journal-title":"Tech. Dig. Symp. VLSI Circuits"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB2","first-page":"75","article-title":"Severe thickness variation of sub-3 nm gate oxide due to Si surface faceting poly-Si intrusion, and corner stress","author":"Liu","year":"1999","journal-title":"Tech. Dig. Symp. VLSI Technol."},{"issue":"6","key":"10.1016\/S0026-2714(03)00036-2_BIB3","doi-asserted-by":"crossref","first-page":"1936","DOI":"10.1116\/1.589581","article-title":"Integration of unit processes in a shallow trench isolation module for a 0.25 \u03bcm complementary metal-oxide semiconductor technology","volume":"15","author":"Chatterjee","year":"1997","journal-title":"J. Vac. Sci. Technol. B"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB4","first-page":"675","article-title":"A highly manufacturable 0.18 \u03bcm generation logic technology","author":"Ikeda","year":"1999","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB5","first-page":"589","article-title":"Multiple gate oxide thickness for 2 GHz system on a chip technologies","author":"Liu","year":"1998","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB6","first-page":"11","article-title":"A 0.18 \u03bcm CMOS logic technology with dual gate oxide and low-k interconnect for high-performance and low-power applications","author":"Diaz","year":"1999","journal-title":"Tech. Dig. Symp. VLSI Technol."},{"key":"10.1016\/S0026-2714(03)00036-2_BIB7","doi-asserted-by":"crossref","unstructured":"Lee CH, Jo NH, Park DG, Kang DD, Ahn DH, Hwang CS, et al. Low power CMOS process technologies and characteristics for advanced high density mobile DRAM. In: International Conference on Solid State Devices and Materials, 2002. p. 448\u20139","DOI":"10.7567\/SSDM.2002.P3-15"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB8","doi-asserted-by":"crossref","unstructured":"Machala C, Wise R, Mercer D, Chatterjee A. The role of boron segregation and transient enhanced diffusion on reverse short hannel effect. In: International Conference on Simulation of Semiconducting Process and Devices, 1997. p. 141\u20133","DOI":"10.1109\/SISPAD.1997.621357"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB9","unstructured":"Lee C, Park D, et al. Unpublished"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB10","first-page":"311","article-title":"Explanation of reverse short channel effect by defect gradients","author":"Rafferty","year":"1993","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB11","first-page":"307","article-title":"MOSFET reverse short channel effect due to silicon interstitial capture in gate oxide","author":"Jacobs","year":"1993","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB12","doi-asserted-by":"crossref","first-page":"803","DOI":"10.1109\/IEDM.1996.554101","article-title":"Dose diffusion model refinement and its impact on the calculation of reverse short channel effect","author":"Hane","year":"1996","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB13","first-page":"150","article-title":"Direct observation of the lateral nonuniform channel doping profile in submicron MOSFET\u2019s from an anomalous charge pumping measurement results","author":"Chung","year":"1998","journal-title":"Tech. Dig. Symp. VLSI Technol."},{"key":"10.1016\/S0026-2714(03)00036-2_BIB14","doi-asserted-by":"crossref","first-page":"795","DOI":"10.1109\/IEDM.1996.554099","article-title":"Dose redistribution during gate oxidation including transient enhanced diffusion in oxidizing ambient","author":"Uchida","year":"1996","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB15","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1109\/IEDM.1997.650353","article-title":"TED control technology for suppression of reverse narrow channel effect in 0.1 \u03bcm MOS devices","author":"Ono","year":"1997","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB16","first-page":"133","article-title":"Shallow trench isolation for advanced ULSI CMOS technologies","author":"Nandakumar","year":"1998","journal-title":"IEDM Tech. Digest"},{"key":"10.1016\/S0026-2714(03)00036-2_BIB17","first-page":"116","article-title":"Analysis of gate oxide thickness hot carrier effects in surface channel p-MOSFET\u2019s","volume":"39","author":"Doyle","year":"1992","journal-title":"IEEE Trans. Electron Devices"},{"issue":"13","key":"10.1016\/S0026-2714(03)00036-2_BIB18","doi-asserted-by":"crossref","first-page":"658","DOI":"10.1049\/el:20020450","article-title":"Enhancement of hot-carrier-induced degradation in ultra-thin gate oxide pMOSFET stressed under high gate voltage","volume":"38","author":"Chen","year":"2002","journal-title":"Electron. Lett."}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403000362?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403000362?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T03:04:25Z","timestamp":1733972665000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271403000362"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":18,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2003,5]]}},"alternative-id":["S0026271403000362"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(03)00036-2","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2003,5]]}}}