{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T01:49:07Z","timestamp":1648777747645},"reference-count":11,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1016\/s0026-2714(03)00059-3","type":"journal-article","created":{"date-parts":[[2003,4,30]],"date-time":"2003-04-30T23:34:13Z","timestamp":1051745653000},"page":"713-724","source":"Crossref","is-referenced-by-count":5,"title":["Improvement of poly-silicon hole induced gate oxide failure by silicon rich oxidation"],"prefix":"10.1016","volume":"43","author":[{"given":"Summer F.C.","family":"Tseng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Ting Kary","family":"Chien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing-Chu","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/S0026-2714(03)00059-3_BIB1","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1109\/TR.2002.804494","article-title":"Practical building-in reliability BIR approaches for semiconductor manufacturing","volume":"51","author":"Kary Chien","year":"2002","journal-title":"IEEE Trans. Reliab."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB2","doi-asserted-by":"crossref","first-page":"1174","DOI":"10.1143\/JJAP.37.1174","article-title":"Novel ultra-clean self aligned silicide (salicide) technology using double titanium deposited silicide (DTD) process for 0.1 \u03bcm gate electrode","volume":"37","author":"Kotaki","year":"1998","journal-title":"Jpn. J. Appl. Phys."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB3","doi-asserted-by":"crossref","first-page":"1030","DOI":"10.1143\/JJAP.36.1030","article-title":"A new ultra low voltage silicon-rich-oxide (SRO) NAND cell","volume":"36","author":"Lin","year":"1997","journal-title":"Jpn. J. Appl. Phys."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB4","first-page":"257","article-title":"A study on the effectiveness of different cap oxides for preventing fluorine out-diffusion from FSG","author":"Chou","year":"2001","journal-title":"2001 IEEE"},{"key":"10.1016\/S0026-2714(03)00059-3_BIB5","doi-asserted-by":"crossref","first-page":"1257","DOI":"10.1049\/el:19900810","article-title":"Novel gate voltage ramping technique for the characterization of metal-oxide-semiconductor capacitor charge trapping properties","volume":"26","author":"Ting","year":"1990","journal-title":"Electron. Lett."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB6","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1016\/S0026-2714(99)00037-2","article-title":"Reliability of ultra-thin gate oxides for ULSI devices","volume":"39","author":"Chang","year":"1999","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB7","doi-asserted-by":"crossref","first-page":"625","DOI":"10.1016\/S0026-2714(99)00263-2","article-title":"Plasma damage in thin gate MOS dielectrics and its effect on device characteristics and reliability","volume":"40","author":"Brozek","year":"2000","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB8","doi-asserted-by":"crossref","first-page":"2039","DOI":"10.1016\/S0026-2714(00)00023-8","article-title":"Plasma charging damage during contact hole etch in high-density plasma etcher","volume":"40","author":"Tsui","year":"2000","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB9","first-page":"2039","article-title":"Damage in thin SiO2\u2013Si structures induced by RIE-mode nitrogen and oxygen plasma","volume":"40","author":"Paskaleva","year":"1998","journal-title":"Solid State Electron."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB10","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1016\/S0026-2714(98)00102-4","article-title":"A new experimental technique to evaluate the plasma-induced damage at wafer level testing","volume":"38","author":"Pantisano","year":"1998","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/S0026-2714(03)00059-3_BIB11","doi-asserted-by":"crossref","unstructured":"Gill C, Porter J, McEntarfer P. Plasma induced damage on sub-0.5 \u03bcm MOSFETs using a CMOS driver as input protection. In: International Symposium on Plasma Process-Induced Damage. 1998. p. 100\u20133","DOI":"10.1109\/PPID.1998.725584"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403000593?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403000593?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,23]],"date-time":"2019-03-23T21:58:49Z","timestamp":1553378329000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271403000593"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":11,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2003,5]]}},"alternative-id":["S0026271403000593"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(03)00059-3","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2003,5]]}}}