{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T18:55:39Z","timestamp":1649012139393},"reference-count":11,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2003,6,1]],"date-time":"2003-06-01T00:00:00Z","timestamp":1054425600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,6]]},"DOI":"10.1016\/s0026-2714(03)00092-1","type":"journal-article","created":{"date-parts":[[2003,5,19]],"date-time":"2003-05-19T18:45:52Z","timestamp":1053369952000},"page":"945-953","source":"Crossref","is-referenced-by-count":6,"title":["Improvement of integrated circuit testing reliability by using the defect based approach"],"prefix":"10.1016","volume":"43","author":[{"given":"Dominik","family":"Kasprowicz","sequence":"first","affiliation":[]},{"given":"Witold A.","family":"Pleskacz","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(03)00092-1_BIB1","first-page":"182","article-title":"Estimation of the IC layout sensitivity to spot defects","volume":"32","author":"Pleskacz","year":"1999","journal-title":"Electron Technology"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB2","doi-asserted-by":"crossref","unstructured":"Pleskacz WA, Maly W. Improved yield model for submicron domain. In: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT\u201997, Paris, France, October 1997. p. 2\u201310","DOI":"10.1109\/DFTVS.1997.628303"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB3","unstructured":"Blyzniuk M, Pleskacz WA, Lobur M, Kuzmicz W. Estimation of the usefulness of test vector components for detecting faults resulting from shorts in standard cells. In: Proceedings of the 7th International Conference: Mixed Design of Integrated Circuits and Systems, MIXDES 2000, Gdynia, Poland, June 2000. p. 527\u201332"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB4","doi-asserted-by":"crossref","unstructured":"Blyzniuk M, Cibakova T, Gramatova E, Kuzmicz W, Lobur M, Pleskacz WA, et al. Hierarchical defect-oriented fault simulation for digital circuits. In: Proceedings of the IEEE European Test Workshop, Cascais, Portugal, May 2000. p. 69\u201374","DOI":"10.1109\/ETW.2000.873781"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB5","doi-asserted-by":"crossref","unstructured":"Blyzniuk M, Cibakova T, Gramatova E, Kuzmicz W, Lobur M, Pleskacz WA, et al. Defect oriented fault coverage of 100% stuck-at fault test sets. In: Proceedings of the 7th International Conference: Mixed Design of Integrated Circuits and Systems, MIXDES 2000, Gdynia, Poland, June 2000. p. 511\u20136","DOI":"10.1109\/ETW.2000.873781"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB6","unstructured":"Brglez F, Fujiwara H. A neutral netlist of 10 combinational benchmark circuits and target translator in FORTRAN. In: Proceedings of the IEEE International Symposium on Circuits and Systems: ISCAS85, 1985. p. 696\u20138"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB7","series-title":"Defect and fault tolerance in VLSI systems","article-title":"Yield models\u2013\u2013comparative study","author":"Maly","year":"1990"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB8","doi-asserted-by":"crossref","unstructured":"Pleskacz WA, Kasprowicz D, Oleszczak T, Kuzmicz W. CMOS standard cells characterization for defect based testing. In: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems: DFT\u201901, San Francisco, USA, October 2001. p. 384\u201392","DOI":"10.1109\/DFTVS.2001.966792"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB9","series-title":"Logic testing and design for testability","author":"Fujiwara","year":"1985"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB10","series-title":"Digital systems testing and testable design","author":"Abramovici","year":"1990"},{"key":"10.1016\/S0026-2714(03)00092-1_BIB11","doi-asserted-by":"crossref","unstructured":"Sar-Dessai V, Walker DMH. Accurate fault modeling and fault simulation of resistive bridges. In: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2\u20134 November 1998. p. 102\u20137","DOI":"10.1109\/DFTVS.1998.732156"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403000921?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403000921?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,21]],"date-time":"2019-03-21T09:50:56Z","timestamp":1553161856000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271403000921"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,6]]},"references-count":11,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2003,6]]}},"alternative-id":["S0026271403000921"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(03)00092-1","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2003,6]]}}}