{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T13:18:31Z","timestamp":1648819111766},"reference-count":20,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1016\/s0026-2714(03)00130-6","type":"journal-article","created":{"date-parts":[[2003,6,30]],"date-time":"2003-06-30T14:43:56Z","timestamp":1056984236000},"page":"1021-1027","source":"Crossref","is-referenced-by-count":1,"title":["Simulator-independent compact modeling of vertical npn transistors for ESD and RF circuit simulation"],"prefix":"10.1016","volume":"43","author":[{"given":"Sopan","family":"Joshi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elyse","family":"Rosenbaum","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(03)00130-6_BIB1","doi-asserted-by":"crossref","first-page":"1344","DOI":"10.1109\/43.177398","article-title":"New algorithms for circuit simulation of device breakdown","volume":"11","author":"D\u0131\u0301az","year":"1992","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB2","first-page":"1373","article-title":"Analysis and compact modeling of a vertical grounded-base n\u2013p\u2013n bipolar transistor used as ESD protection in a smart power technology","volume":"36","author":"Bertrand","year":"2001","journal-title":"IEEE JSSC"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB3","first-page":"1476","article-title":"VBIC95, the vertical bipolar inter-company model","volume":"31","author":"McAndrew","year":"1996","journal-title":"IEEE JSSC"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB4","doi-asserted-by":"crossref","unstructured":"Richier C, Salome P, Mabboux G, Zaza I, Juge A, Mortini P. Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 \u03bcm CMOS process. In: Proc EOS\/ESD Symp, 2000. p. 251\u201359","DOI":"10.1109\/EOSESD.2000.890084"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB5","doi-asserted-by":"crossref","unstructured":"Ito C, Banerjee K, Dutton RW. Analysis and optimization of distributed ESD protection circuits for high-speed mixed-signal and RF applications. In: Proc EOS\/ESD Symp, 2001. p. 355\u201363","DOI":"10.1016\/S0026-2714(02)00050-1"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB6","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1109\/T-ED.1975.18132","article-title":"Bipolar transistor modeling of avalanche generation for computer circuit simulation","volume":"ED-22","author":"Dutton","year":"1975","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB7","series-title":"Compact transistor modelling for circuit design","author":"De Graff","year":"1990"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB8","unstructured":"Krabbenborg B. Modelling and simulation of electrothermal interaction in bipolar transistors. PhD Dissertation, Universiteit Twente, Enschede, The Netherlands, 1994"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB9","doi-asserted-by":"crossref","unstructured":"Mergens M, Wilkening W, Mettler S, Wolf H, Fichtner W. Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior. In: Proc IEEE IRPS, 1999. p. 167\u201378","DOI":"10.1109\/RELPHY.1999.761609"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB10","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1109\/T-ED.1973.17700","article-title":"A bipolar device modeling technique applicable to computer-aided circuit analysis and design","volume":"ED-20","author":"Fossum","year":"1973","journal-title":"IEEE Trans. ED"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB11","doi-asserted-by":"crossref","first-page":"1781","DOI":"10.1016\/S0026-2714(01)00034-8","article-title":"Electrothermal models for simulation of bulk-Si and SOI diodes in ESD protection circuits","volume":"41","author":"Wang","year":"2001","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/S0026-2714(03)00130-6_BIB12","series-title":"Modeling the bipolar transistor","author":"Getreu","year":"1978"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB13","doi-asserted-by":"crossref","unstructured":"Joshi S, Ida R, Givelin P, Rosenbaum E. An analysis of bipolar breakdown and its application to the design of ESD protection circuits. In: Proc IEEE IRPS, 2001. p. 240\u201345","DOI":"10.1109\/RELPHY.2001.922908"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB14","first-page":"95","article-title":"Accurate wafer-level measurement of ESD protection device turn-on using a modified very fast transmission line pulse system","volume":"1","author":"Juliano","year":"2001","journal-title":"IEEE TDMR"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB15","doi-asserted-by":"crossref","first-page":"1771","DOI":"10.1016\/S0026-2714(01)00033-6","article-title":"Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions","volume":"41","author":"Wu","year":"2001","journal-title":"Microelectron Reliab."},{"key":"10.1016\/S0026-2714(03)00130-6_BIB16","unstructured":"Van Wijnen PJ, Claessen HR, Wolsheimer EA. A new straightforward calibration and correction procedure for \u201con wafer\u201d high-frequency s-parameter measurements (45 MHz\u201318 GHz). In: Proc IEEE BCTM, 1987. p. 70\u201373"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB17","doi-asserted-by":"crossref","first-page":"482","DOI":"10.1109\/43.275358","article-title":"Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I\/O protection devices","volume":"13","author":"D\u0131\u0301az","year":"1994","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB18","doi-asserted-by":"crossref","first-page":"2381","DOI":"10.1109\/16.62296","article-title":"Electrostatic discharge thermal failure in semiconductor devices","volume":"ED-37","author":"Dwyer","year":"1990","journal-title":"IEEE Trans. ED"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB19","doi-asserted-by":"crossref","unstructured":"Voldman SH, Juliano P, Schmidt J, Johnson R, Lanzerotti L, Joseph A, et al. Electrostatic discharge characterization of epitaxial-base silicon\u2013germanium heterojunction bipolar transistors. In: Proc EOS\/ESD Symp, 2000. p. 239\u201350","DOI":"10.1109\/EOSESD.2000.890052"},{"key":"10.1016\/S0026-2714(03)00130-6_BIB20","unstructured":"Rosenbaum E. ESD reliability of 0.35 \u03bcm BiCMOS technology and RF considerations. IMEC, Leuven, Belgium, Internal Report (unnumbered), July 31, 2001"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403001306?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403001306?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T08:19:41Z","timestamp":1585037981000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271403001306"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":20,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2003,7]]}},"alternative-id":["S0026271403001306"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(03)00130-6","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}