{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T05:34:39Z","timestamp":1734068079840,"version":"3.30.2"},"reference-count":13,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1016\/s0026-2714(03)00136-7","type":"journal-article","created":{"date-parts":[[2003,6,30]],"date-time":"2003-06-30T14:43:56Z","timestamp":1056984236000},"page":"1163-1167","source":"Crossref","is-referenced-by-count":0,"title":["ILP method for memory mapping in high-level synthesis"],"prefix":"10.1016","volume":"43","author":[{"given":"Haifeng","family":"Zhou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenghui","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"1992","series-title":"High-level synthesis: introduction to chip and system design","author":"Gajski","key":"10.1016\/S0026-2714(03)00136-7_BIB1"},{"key":"10.1016\/S0026-2714(03)00136-7_BIB2","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","article-title":"MIS: a multiple-level logic optimization system","volume":"6","author":"Brayton","year":"1987","journal-title":"IEEE Trans. Comput. Aid. Des."},{"key":"10.1016\/S0026-2714(03)00136-7_BIB3","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1109\/43.277607","article-title":"Algorithms for technology mapping based on binary decision diagrams and on Boolean operations","volume":"12","author":"Mailbot","year":"1993","journal-title":"IEEE Trans. Comput. Aid. Des."},{"key":"10.1016\/S0026-2714(03)00136-7_BIB4","doi-asserted-by":"crossref","unstructured":"Birmingham W, Gupta A, Siewiorek D. The MICON system for computer design. In: ACM\/IEEE Design Automation Conference, 1989. p. 135\u20139","DOI":"10.1145\/74382.74406"},{"issue":"6","key":"10.1016\/S0026-2714(03)00136-7_BIB5","doi-asserted-by":"crossref","first-page":"783","DOI":"10.1109\/92.974892","article-title":"Polynomial circuit models for component matching in high-level synthesis","volume":"9","author":"Smith","year":"2001","journal-title":"IEEE Trans. Very Large Scale Integrat. (VLSI) Syst."},{"key":"10.1016\/S0026-2714(03)00136-7_BIB6","series-title":"Proceeding of International Symposium on Field Programmable Gate Arrays","first-page":"75","article-title":"Synthesis for FPGAs with embedded memory blocks","author":"Cong","year":"2000"},{"key":"10.1016\/S0026-2714(03)00136-7_BIB7","series-title":"Proceeding of International Symposium on Field Programmable Gate Arrays","first-page":"67","article-title":"Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays","author":"Wilton","year":"2000"},{"key":"10.1016\/S0026-2714(03)00136-7_BIB8","series-title":"Proceedings of International Workshop on Field-Programmable Logic and Applications","first-page":"111","article-title":"Logical-to-physical memory mapping for FPGAs with dual-port embedded arrays","author":"Ho","year":"1999"},{"key":"10.1016\/S0026-2714(03)00136-7_BIB9","doi-asserted-by":"crossref","unstructured":"Jha P, Dutt N. Library mapping for memories. In: European Design and Test Conference, March 1997. p. 288\u201392","DOI":"10.1109\/EDTC.1997.582372"},{"key":"10.1016\/S0026-2714(03)00136-7_BIB10","doi-asserted-by":"crossref","unstructured":"Balasa F, Catthoor F, De Man H. Data-driven memory allocation for multi-dimensional signal processing systems. In: International Conference on Computer Aided Design, San Jose, CA, 1994. p. 31\u20134","DOI":"10.1109\/ICCAD.1994.629739"},{"article-title":"Two-dimensional signal image processing","year":"1990","author":"Lim","key":"10.1016\/S0026-2714(03)00136-7_BIB11"},{"key":"10.1016\/S0026-2714(03)00136-7_BIB12","unstructured":"Thordarson A, Gajski D. Manual synthesis of the MPEG algorithm. Techical report 95-8. University of California at Irvine, Irvine, CA, 1995"},{"key":"10.1016\/S0026-2714(03)00136-7_BIB13","unstructured":"Texas Instruments. Semiconductor group distribution, USA and Canada suggested resale pricing guide. Texas Instruments, Austin, TX, 1994"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403001367?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403001367?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T02:50:47Z","timestamp":1734058247000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271403001367"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":13,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2003,7]]}},"alternative-id":["S0026271403001367"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(03)00136-7","relation":{},"ISSN":["0026-2714"],"issn-type":[{"type":"print","value":"0026-2714"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}