{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T07:30:11Z","timestamp":1773300611058,"version":"3.50.1"},"reference-count":43,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T00:00:00Z","timestamp":1059696000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,8]]},"DOI":"10.1016\/s0026-2714(03)00167-7","type":"journal-article","created":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T01:57:13Z","timestamp":1059703033000},"page":"1267-1279","source":"Crossref","is-referenced-by-count":75,"title":["Ultra-high-density interconnection technology of three-dimensional packaging"],"prefix":"10.1016","volume":"43","author":[{"given":"Kenji","family":"Takahashi","sequence":"first","affiliation":[]},{"given":"Mitsuo","family":"Umemoto","sequence":"additional","affiliation":[]},{"given":"Naotaka","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"Kazumasa","family":"Tanida","sequence":"additional","affiliation":[]},{"given":"Yoshihiko","family":"Nemoto","sequence":"additional","affiliation":[]},{"given":"Yoshihiro","family":"Tomita","sequence":"additional","affiliation":[]},{"given":"Masamoto","family":"Tago","sequence":"additional","affiliation":[]},{"given":"Manabu","family":"Bonkohara","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(03)00167-7_BIB1","unstructured":"Bonkohara M. Japan activities in 1999 electronic system-integration technology. In: 6th Ann KGD Industrial Workshop, Napa, CA, USA, September 1999"},{"issue":"3","key":"10.1016\/S0026-2714(03)00167-7_BIB2","doi-asserted-by":"crossref","first-page":"185","DOI":"10.5104\/jiep.4.185","volume":"4","author":"Bonkohara","year":"2001","journal-title":"J. Jpn. Inst. Electron Packaging"},{"issue":"1","key":"10.1016\/S0026-2714(03)00167-7_BIB3","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/96.659500","article-title":"A Review of 3-D packaging technology","volume":"21","author":"Al-sarawi","year":"1998","journal-title":"IEEE Trans. Compon. Pack. Manuf. Technol. Part B"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB4","first-page":"58","article-title":"Stacked CSP (chip size package) technology","volume":"71","author":"Fujita","year":"1998","journal-title":"Sharp Tech. J."},{"key":"10.1016\/S0026-2714(03)00167-7_BIB5","unstructured":"Yoshida A, Zoba D, Lee CH, Lee SG, Kim YH, Park SS, et al. An extremely thin, BGA format chip scale package and stacking. In: 2001 Int Conf Electron Packaging Proc, 2001 ICEP, Tokyo, Japan, April 2001. p. 44\u20137"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB6","unstructured":"Heo YH, Yoshida A, Groover R. Advances in 3D packaging\u2013\u2013trends and technologies for multi chip die and package stack. In: Proc 6th VLSI Packaging Workshop, Kyoto, Japan, November 2002. p. 125\u20139"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB7","doi-asserted-by":"crossref","unstructured":"Carson J. 3D silicon and recognition based logic\u2013\u2013enabling the road to HAL. In: Proc SPIE, vol. 4109, Critical technologies for the future computing, SPIE Int Symp Optical Science Technol, San Diego, CA, USA, August 2000. p. 264\u201370","DOI":"10.1117\/12.409232"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB8","unstructured":"Kim YG. Folded stacked package development. In: Proc 52nd Electron Components Technology Conf, 52nd ECTC, San Diego, CA, USA, May 2002. p. 1341\u20136"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB9","doi-asserted-by":"crossref","unstructured":"Imoto T, Matsui M, Takubo C, Akejima S, Kariya T, Nishikawa T, et al. Development of 3-dimensional module package\u2013\u2013system block module. In: Proc 51st Electron Components Technol Conf, 51st ECTC, Orlando, FL, USA, May\/June 2001. p. 552\u20137","DOI":"10.1109\/ECTC.2001.927782"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB10","unstructured":"Uno T, Onodera H, Miyata K, Takashima A. Development of 3-dimensional type multi chip package which mounted 8 LSI chips. In: Proc 12th Microelectron Symp, MES 2002, Osaka, Japan, October 2002. p. 59\u201362 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB11","doi-asserted-by":"crossref","unstructured":"Matsumoto T, Kudoh Y, Tahara M, Yu KH, Miyakawa N, Itani H, et al. Three-dimensional integration technology based on wafer bonding technique using micro-bumps. In: Ext Abstr 1995 Int Conf Solid State Devices Materials, Osaka, Japan, August 1995. p. 1073\u20134","DOI":"10.7567\/SSDM.1995.LB-L6"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB12","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/S0167-9317(97)00092-0","article-title":"Three dimensional metallization for vertically integrated circuits","volume":"37\u201338","author":"Ramm","year":"1997","journal-title":"Microelectron. Eng."},{"key":"10.1016\/S0026-2714(03)00167-7_BIB13","series-title":"Advanced Metallization Conf 2000 (AMC 2000)","first-page":"515","article-title":"3-D integration using wafer bonding","author":"Lu","year":"2001"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB14","unstructured":"Sasaki K, Matsuo M, Hayasaka N, Okumura K. 128 Mbit NAND flash memory by chip-on-chip technology with Cu through plug. In: 2001 Int Conf Electron Packaging Proc, 2001 ICEP, Tokyo, Japan, April 2001. p. 39\u201343"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB15","first-page":"53","article-title":"High aspect ratio through-hole interconnections in silicon substrates","volume":"32","author":"Suemasu","year":"2002","journal-title":"Fujikura Gihou"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB16","unstructured":"Stuby KP, Falls W. Hourglass-shaped conductive connection through semiconductor structures. United States Patent 3,648,131, March 7, 1972"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB17","unstructured":"Warabisako T. Stacked semiconductor integrated circuits and manufacturing method. Japan Patent S59-222954, December 12, 1983 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB18","unstructured":"Laermer F, Schilp A. Method of anisotropically etching silicon. United States Patent 5,501,893, March 26, 1996"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB19","unstructured":"Sakai I, Sasaki K, Tomioka K, Ohiwa T, Sekine M, Miura T, et al. High rate deep Si etching. In: Proc Int Symp Dry Process, Tokyo, Japan, November 2001. p. 57\u201361"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB20","first-page":"55","article-title":"Moore\u2019s law: The next dimension","volume":"7","author":"Savastiouk","year":"1998","journal-title":"Adv. Packaging"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB21","unstructured":"Takahashi K, Fujitsu T. In: 25th Nikkei Microdevices Jisso Seminar, Tokyo, Japan, May 1999 [in Japanese]"},{"issue":"4","key":"10.1016\/S0026-2714(03)00167-7_BIB22","first-page":"23","article-title":"Ultra thin ICs open new dimensions for microelectronic systems","volume":"27","author":"Klink","year":"2000","journal-title":"Adv. Microelectron."},{"issue":"4B","key":"10.1016\/S0026-2714(03)00167-7_BIB23","doi-asserted-by":"crossref","first-page":"3032","DOI":"10.1143\/JJAP.40.3032","article-title":"Current status of research and development for three-dimensional chip stack technology","volume":"40","author":"Takahashi","year":"2001","journal-title":"Jpn. J. Appl. Phys."},{"key":"10.1016\/S0026-2714(03)00167-7_BIB24","unstructured":"Sakurai T. In: 31st Nikkei Microdevices Jisso Seminar, Tokyo, Japan, April 2000. p. 1-1\u201327 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB25","unstructured":"Shibata H. In: Tutorial Text Advanced Metallization Conf 2002 Asian Session, ADMETA 2002, Tokyo, Japan, October 2002. p. 113\u201336 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB26","doi-asserted-by":"crossref","unstructured":"Tomisaka M, Yonemura H, Hoshino M, Takahashi K. Electroplating Cu filling for through-vias for three-dimensional chip stacking. In: Proc 52nd Electron Components Technol Conf, 52nd ECTC, San Diego, CA, USA, May 2002. p. 1432\u20138","DOI":"10.1109\/ECTC.2002.1008294"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB27","doi-asserted-by":"crossref","unstructured":"Sunohara M, Fujii T, Hoshino M, Yonemura H, Tomisaka M, Takahashi K. Development of wafer thinning and double-sided bumping technologies for the three-dimensional stacked LSI. In: Proc 52nd Electron Components Technol Conf, 52nd ECTC, San Diego, CA, USA, May 2002. p. 238\u201345","DOI":"10.1109\/ECTC.2002.1008100"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB28","unstructured":"Morifuji T, Tomita Y, Tanaka N, Sato T, Takahashi K. Flip\u2013chip bonding technologies utilizing micro Au bumps in 20-\u03bcm-pitch. In: 8th Symp Microjoining Assembly Technol Electron, Mate 2002, Yokohama, Japan, January\/February 2002. p. 119\u201324 [in Japanese]"},{"issue":"5","key":"10.1016\/S0026-2714(03)00167-7_BIB29","doi-asserted-by":"crossref","first-page":"633","DOI":"10.1016\/S0026-2714(01)00009-9","article-title":"Reliability of 80 \u03bcm pitch flip chip attachment on flex","volume":"41","author":"Palm","year":"2001","journal-title":"Microelectron. Reliab."},{"issue":"3","key":"10.1016\/S0026-2714(03)00167-7_BIB30","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1016\/S0026-2714(01)00256-6","article-title":"Development of gold to gold interconnection flip chip bonding for chip on suspension assemblies","volume":"42","author":"Luk","year":"2002","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/S0026-2714(03)00167-7_BIB31","doi-asserted-by":"crossref","unstructured":"Umemoto M, Tomita Y, Morifuji T, Ando T, Sato T, Takahashi K. Superfine flip\u2013chip interconnection in 20-\u03bcm-pitch utilizing reliable microthin underfill technology for 3D stacked LSI. In: Proc 52nd Electron Components Technol Conf, 52nd ECTC, San Diego, CA, USA, May 2002. p. 1454\u201395","DOI":"10.1109\/ECTC.2002.1008298"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB32","doi-asserted-by":"crossref","unstructured":"Tanaka N, Sato T, Yamaji Y, Morifuji T, Umemoto M, Takahashi K. Mechanical effect of copper through-vias in a 3D die-stacked module. In: Proc 52nd Electron Components Technol Conf, 52nd ECTC, San Diego, CA, USA, May 2002. p. 473\u20139","DOI":"10.1109\/ECTC.2002.1008138"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB33","unstructured":"Kajiwara R, Koizumi M, Morita T, Nishimura A, Narisawa A, Shinoda M. Ultrasonic flip chip bonding technology for LSI chip with high pin counts. In: Proc 7th Symp Microjoining Assembly Techol Electron, Mate 2003, Yokohama, Japan, February 2001. p. 161\u20136 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB34","unstructured":"Kimura M, Iwasaki T, Yamada S, Hatanaka Y, Fujioka H, Ueda N. Ultrasonic flip\u2013chip bonding technology using preformed underfill-resin. In: 2001 Int Conf Electron Packaging Proc, 2001 ICEP, Tokyo, Japan, April 2001. p. 253\u20138"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB35","unstructured":"Tomioka T, Iguchi T, Mori I, Saito M. Thremosonic flip chip bonding for low cost packaging. In: 2002 Proc Int Symp Microelectron, 2002 IMAPS, Denver, CO, USA, September 2002. p. 360\u20135"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB36","unstructured":"Natsuaki M, Watanabe M, Nomoto T, Ando F, Takashima A, Kobayashi H, et al. Flip\u2013chip interconnection technology for fine-pitch device. In: Proc 9th Symp Microjoining Assembly Techol Electron, Mate 2003, Yokohama, Japan, February 2003. p. 17\u201320 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB37","unstructured":"Tanida K, Tomita Y, Morifuji T, Ando T, Kajiwara R, Tanaka N, et al. Superfine flip chip interconnections in 20-\u03bcm-pitch. In: 2002 Int Conf Electron Packaging Proc, 2002 ICEP, Tokyo, Japan, April 2002. p. 333\u20138"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB38","doi-asserted-by":"crossref","unstructured":"Suga T, Otsuka K. Bump-less interconnections for next generation system packaging. In: Proc 51st Electron Components Technol Conf, 51st ECTC, Orlando, FL, USA, May\/June 2001. p. 1003\u20138","DOI":"10.1109\/ECTC.2001.927933"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB39","doi-asserted-by":"crossref","unstructured":"Tomita Y, Tago M, Nemoto Y, Takahashi K. Cu bump interconnections in 20 \u03bcm pitch utilizing electroless tin-cap on 3D stacked LSI. In: Proc Int Symp Electron Mater Packaging 2001, EMAP 2001, Jeju, Korea, November 2001. p. 107\u201314","DOI":"10.1109\/EMAP.2001.983968"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB40","unstructured":"Nemoto Y, Tomita Y, Takahashi K. In: Proc 16th JIEP Ann Meeting, Yokohama, Japan, March 2002. p. 87\u20138 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB41","unstructured":"Tago M, Tomita Y, Sunohara M, Fujii T, Sato T, Takahashi K. In: Proc 16th JIEP Ann Meeting, Yokohama, Japan, March 2002. p. 307\u20138 [in Japanese]"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB42","doi-asserted-by":"crossref","unstructured":"Fister JC, Zarlingo SP. Solderbility performance of tin coated copper alloy strip for connector components. In: Proc 41st Electron Components Technol Conf, 41st ECTC, Atlanta, GA, USA, May 1991. p. 229\u201333","DOI":"10.1109\/ECTC.1991.163881"},{"key":"10.1016\/S0026-2714(03)00167-7_BIB43","doi-asserted-by":"crossref","unstructured":"Tomita Y, Tago M, Nemoto Y, Takahashi K. Copper bump bonding with electroless metal cap on 3-dimensional stacked structure. In: Proc 3rd Electron Packaging Technol Conf, 3rd EPTC, Singapore, December 2000. p. 286\u201391","DOI":"10.1109\/EPTC.2000.906388"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403001677?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403001677?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T09:05:09Z","timestamp":1734080709000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271403001677"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,8]]},"references-count":43,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2003,8]]}},"alternative-id":["S0026271403001677"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(03)00167-7","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2003,8]]}}}