{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T05:30:39Z","timestamp":1649050239761},"reference-count":11,"publisher":"Elsevier BV","issue":"12","license":[{"start":{"date-parts":[[2003,12,1]],"date-time":"2003-12-01T00:00:00Z","timestamp":1070236800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2003,12]]},"DOI":"10.1016\/s0026-2714(03)00370-6","type":"journal-article","created":{"date-parts":[[2003,10,21]],"date-time":"2003-10-21T11:16:40Z","timestamp":1066735000000},"page":"1981-1985","source":"Crossref","is-referenced-by-count":1,"title":["The effect of small-signal AC voltages on C\u2013V characterization and parameter extraction of SiO2 thin films"],"prefix":"10.1016","volume":"43","author":[{"given":"Hongguo","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Pant","family":"Gurang","sequence":"additional","affiliation":[]},{"given":"Nihdi","family":"Sigh","sequence":"additional","affiliation":[]},{"given":"Quvdo","family":"Manuel","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Wallace","sequence":"additional","affiliation":[]},{"given":"Bruce","family":"Gnade","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Stokes","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0026-2714(03)00370-6_BIB1","series-title":"MOS physics and technology","author":"Nicollian","year":"1982"},{"key":"10.1016\/S0026-2714(03)00370-6_BIB2","series-title":"Gate dielectrics and MOS ULSIs","author":"Hori","year":"1997"},{"key":"10.1016\/S0026-2714(03)00370-6_BIB3","doi-asserted-by":"crossref","first-page":"486","DOI":"10.1109\/5.573737","article-title":"CMOS scaling into the nanometer regime","volume":"4","author":"Taur","year":"1997","journal-title":"Proc. IEEE85"},{"issue":"3","key":"10.1016\/S0026-2714(03)00370-6_BIB4","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1147\/rd.433.0327","article-title":"Modeling and characterization of quantization, polysilicon depletion, and direct tunneling effects in MOSFETs with ultrathin oxides","volume":"43","author":"Lo","year":"1999","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/S0026-2714(03)00370-6_BIB5","doi-asserted-by":"crossref","first-page":"1825","DOI":"10.1016\/S0038-1101(00)00119-2","article-title":"Determination of SiO2\u2013Si interface trap level density (Dit) by vibrating capacitor method","volume":"44","author":"Mizsei","year":"2000","journal-title":"Solid-State Electron."},{"key":"10.1016\/S0026-2714(03)00370-6_BIB6","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1016\/S0038-1101(00)00128-3","article-title":"Characterization of tunneling current in ultrathin gate oxide","volume":"44","author":"Ghetti","year":"2000","journal-title":"Solid-State Electron."},{"issue":"4","key":"10.1016\/S0026-2714(03)00370-6_BIB7","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/55.753759","article-title":"Estimating oxide thickness of tunnel oxides down to 1\u20134 nm using conventional capacitance\u2013voltage measurements on MOS capacitors","volume":"20","author":"Henson","year":"1999","journal-title":"IEEE Electron Dev. Lett."},{"issue":"7","key":"10.1016\/S0026-2714(03)00370-6_BIB8","doi-asserted-by":"crossref","first-page":"1500","DOI":"10.1109\/16.772500","article-title":"MOS capacitance measurements for high-leakage thin dielectrics","volume":"46","author":"Yang","year":"1999","journal-title":"IEEE Trans. Electron Dev."},{"key":"10.1016\/S0026-2714(03)00370-6_BIB9","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/55.568766","article-title":"Quantum mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFETs","volume":"18","author":"Lo","year":"1997","journal-title":"Proc. IEEE Electron Dev. Lett."},{"key":"10.1016\/S0026-2714(03)00370-6_BIB10","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1016\/S0038-1101(96)00112-8","article-title":"An improved high-frequency C\u2013V method for interface state analysis on MIS structure","volume":"41","author":"Koukab","year":"1997","journal-title":"Solid-State Electron."},{"issue":"7","key":"10.1016\/S0026-2714(03)00370-6_BIB11","doi-asserted-by":"crossref","first-page":"1464","DOI":"10.1109\/16.772492","article-title":"Modeling study of ultrathin gate oxides using direct tunneling current and capacitance\u2013voltage measurements in MOS devices","volume":"46","author":"Yang","year":"1999","journal-title":"IEEE Trans. Electron Dev."}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403003706?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271403003706?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T09:54:14Z","timestamp":1550570054000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271403003706"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,12]]},"references-count":11,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2003,12]]}},"alternative-id":["S0026271403003706"],"URL":"https:\/\/doi.org\/10.1016\/s0026-2714(03)00370-6","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2003,12]]}}}