{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:27:27Z","timestamp":1758709647533,"version":"3.44.0"},"reference-count":11,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Ministry of Education, Culture, Sports, Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Computers &amp; Electrical Engineering"],"published-print":{"date-parts":[[2003,1]]},"DOI":"10.1016\/s0045-7906(01)00015-5","type":"journal-article","created":{"date-parts":[[2002,10,30]],"date-time":"2002-10-30T16:04:50Z","timestamp":1035993890000},"page":"67-84","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":16,"title":["Modeling of closed-loop voltage-mode controlled interleaved dual boost converter"],"prefix":"10.1016","volume":"29","author":[{"given":"Mummadi","family":"Veerachary","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomonobu","family":"Senjyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katsumi","family":"Uezato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0045-7906(01)00015-5_BIB1","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1142\/S0218126694000259","article-title":"Closed loop characteristics of voltage-mode-controlled PWM boost DC\u2013DC converter with an integral-lead controller","volume":"4","author":"Kazimierczuk","year":"1994","journal-title":"J Circ Syst Compt"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB2","doi-asserted-by":"crossref","unstructured":"Forsyth AJ, Mollov SV. Modeling and control of DC\u2013DC converters. Power Engng J 1999;oct:229\u2013236","DOI":"10.1049\/pe:19980507"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB3","doi-asserted-by":"crossref","first-page":"2295","DOI":"10.1049\/el:19981640","article-title":"Control of parallel-module boost converter with two-stage output filter","volume":"34","author":"Choi","year":"1998","journal-title":"Electron Lett"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB4","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1109\/63.774201","article-title":"Interleaved converters operation based on CMC","volume":"14","author":"Giral","year":"1999","journal-title":"IEEE Trans Power Electron"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB5","doi-asserted-by":"crossref","unstructured":"Middlebrook RD, Cuk S. A general unified approach to modeling switching converter power stages. IEEE Power Electronics Specialist Conference 1976. p. 18\u201334","DOI":"10.1109\/PESC.1976.7072895"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB6","doi-asserted-by":"crossref","unstructured":"Czarkowski D, Kazimierczuk MK. Static- and dynamic-circuit models of PWM buck-derived DC\u2013DC converters. IEE Proc G 1992;139(6):669\u201379","DOI":"10.1049\/ip-g-2.1992.0101"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB7","doi-asserted-by":"crossref","unstructured":"Smedley K, Cuk S. Switching flow-graph nonlinear modeling technique. IEEE Trans Circ Syst I 1994;9:405\u201313","DOI":"10.1109\/63.318899"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB8","doi-asserted-by":"crossref","unstructured":"Smedley K, Cuk S. Dynamics of one-cycle controlled Cuk converters. IEEE Trans Power Electron 1995;10:634\u20139","DOI":"10.1109\/63.471282"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB9","doi-asserted-by":"crossref","unstructured":"Veerachary M, Senjyu T, Uezato K. Signal flow graph modeling of DC\u2013DC parallel converter. IEEE International Conference on Industrial Electronics, Control and Instrumentation (IECON) 2000:2303\u20138","DOI":"10.1109\/IECON.2000.972357"},{"key":"10.1016\/S0045-7906(01)00015-5_BIB10","first-page":"1","article-title":"The K-factor: a new mathematical tool for stability analysis and synthesis","volume":"H-1","author":"Venable","year":"1983","journal-title":"Proc Powercon"},{"year":"1993","series-title":"Control system design using matlab","author":"Shahian","key":"10.1016\/S0045-7906(01)00015-5_BIB11"}],"container-title":["Computers &amp; Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790601000155?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790601000155?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T00:12:13Z","timestamp":1758586333000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0045790601000155"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,1]]},"references-count":11,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2003,1]]}},"alternative-id":["S0045790601000155"],"URL":"https:\/\/doi.org\/10.1016\/s0045-7906(01)00015-5","relation":{},"ISSN":["0045-7906"],"issn-type":[{"type":"print","value":"0045-7906"}],"subject":[],"published":{"date-parts":[[2003,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Modeling of closed-loop voltage-mode controlled interleaved dual boost converter","name":"articletitle","label":"Article Title"},{"value":"Computers & Electrical Engineering","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0045-7906(01)00015-5","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2002 Elsevier Science Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}