{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T02:33:21Z","timestamp":1673404401171},"reference-count":73,"publisher":"Elsevier","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1016\/s0065-2458(06)69002-5","type":"book-chapter","created":{"date-parts":[[2011,1,19]],"date-time":"2011-01-19T05:56:21Z","timestamp":1295416581000},"page":"89-153","source":"Crossref","is-referenced-by-count":5,"title":["Designing Computational Clusters for Performance and Power"],"prefix":"10.1016","author":[{"given":"Kirk W.","family":"Cameron","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rong","family":"Ge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xizhou","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0065-2458(06)69002-5_bib001","unstructured":"Adiga N., Almasi G., Barik R., et al., \u201cAn overview of the BlueGene\/L supercomputer\u201d, in: Proc. of IEEE\/ACM SC 2002, Baltimore, MD, 2003"},{"key":"10.1016\/S0065-2458(06)69002-5_bib002","doi-asserted-by":"crossref","unstructured":"Allen G., Dramlitsch T., Foster I., et al., \u201cSupporting efficient execution in heterogeneous distributed computing environments with cactus and globus\u201d, in: Proc. of SC 2001, Denver, CO, 2001","DOI":"10.1145\/582034.582086"},{"key":"10.1016\/S0065-2458(06)69002-5_bib003","author":"AMD"},{"key":"10.1016\/S0065-2458(06)69002-5_bib004","unstructured":"Bailey A.M., \u201cAccelerated Strategic Computing Initiative (ASCI): Driving the need for the Terascale Simulation Facility (TSF)\u201d, in: Proc. of Energy 2002 Workshop and Exposition, Palm Springs, CA, 2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib005","unstructured":"Bailey D., Harris T., Saphir W., et al., \u201cThe NAS Parallel Benchmarks 2.0\u201d, NASA Ames Research Center Technical Report #NAS-95-020, December 1995"},{"issue":"3","key":"10.1016\/S0065-2458(06)69002-5_bib006","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1177\/109434209100500306","article-title":"The NAS Parallel Benchmarks","volume":"5","author":"Bailey","year":"1991","journal-title":"Internat. J. Supercomputer Applications and High Performance Computing"},{"key":"10.1016\/S0065-2458(06)69002-5_bib007","doi-asserted-by":"crossref","unstructured":"Bellosa F., \u201cThe benefits of event-driven energy accounting in power-sensitive systems\u201d, in: Proc. of 9th ACM SIGOPS European Workshop, Kolding, Denmark, 2000","DOI":"10.1145\/566734.566736"},{"key":"10.1016\/S0065-2458(06)69002-5_bib008","unstructured":"BlueGene\/LTeam, \u201cAn overview of the BlueGene\/L supercomputer\u201d, in: Supercomputing 2002 Technical Papers, 2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib009","series-title":"Power Aware Computing","article-title":"The case for power management in Web servers","author":"Bohrer","year":"2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib010","doi-asserted-by":"crossref","unstructured":"Borkar S., \u201cLow power design challenges for the decade\u201d, in: Proc. of the 2001 Conf. on Asia South Pacific Design Automation, Yokohama, Japan, 2001","DOI":"10.1145\/370155.370356"},{"key":"10.1016\/S0065-2458(06)69002-5_bib011","doi-asserted-by":"crossref","unstructured":"Brooks D., Tiwari V., Martonosi M., \u201cWattch: A framework for architectural-level power analysis and optimizations\u201d, in: Proc. of 27th International Symposium on Computer Architecture, Vancouver, BC, 2000","DOI":"10.1145\/339647.339657"},{"issue":"6","key":"10.1016\/S0065-2458(06)69002-5_bib012","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.888701","article-title":"Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors","volume":"20","author":"Brooks","year":"2000","journal-title":"IEEE Micro"},{"issue":"3","key":"10.1016\/S0065-2458(06)69002-5_bib013","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","article-title":"The SimpleScalar Toolset, Version 2.0","volume":"25","author":"Burger","year":"1997","journal-title":"Computer Architecture News"},{"key":"10.1016\/S0065-2458(06)69002-5_bib014","unstructured":"Cai G., Lim C., \u201cArchitectural level power\/performance optimization and dynamic power optimization\u201d, in: Proc. of Cool Chips Tutorial at 32nd ISCA, 1999"},{"key":"10.1016\/S0065-2458(06)69002-5_bib015","unstructured":"Cameron K.W., Ge R., Feng X., Varner D., Jones C., \u201cPOSTER: High-performance, power-aware distributed computing framework\u201d, in: Proc. of 2004 ACM\/IEEE Conference on Supercomputing, SC 2004, 2004"},{"key":"10.1016\/S0065-2458(06)69002-5_bib016","unstructured":"Cameron K.W., Ge R., Feng X., Varner D., Jones C., \u201c[Poster] High-performance, power-aware distributed computing framework\u201d, in: Proc. of IEEE\/ACM SC 2004, Pittsburgh, PA, 2004"},{"key":"10.1016\/S0065-2458(06)69002-5_bib017","doi-asserted-by":"crossref","unstructured":"Carrera E.V., Pinheiro E., Bianchini R., \u201cConserving disk energy in network servers\u201d, in: Proc. of 17th International Conference on Supercomputing, 2003","DOI":"10.1145\/782814.782829"},{"key":"10.1016\/S0065-2458(06)69002-5_bib018","series-title":"Multimedia Computing and Networking","article-title":"Wireless network interface energy consumption implications of popular streaming formats","volume":"vol. 4673","author":"Chandra","year":"2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib019","unstructured":"Chaparro P., Gonzalez J., Gonzalez A., \u201cThermal-effective clustered microarchitectures\u201d, in: Proc. of First Workshop on Temperature-Aware Computer Systems, Munich, Germany, 2004"},{"key":"10.1016\/S0065-2458(06)69002-5_bib020","unstructured":"Company I., \u201cIXIA Product Catalog\u201d"},{"key":"10.1016\/S0065-2458(06)69002-5_bib021","series-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler","year":"1999"},{"key":"10.1016\/S0065-2458(06)69002-5_bib022","doi-asserted-by":"crossref","unstructured":"Dhodapkar A., Lim C.H., Cai G., Daasch W.R., \u201cTEM2P2EST: A thermal enabled multi-model power\/performance ESTimator\u201d, in: Proc. of the First International Workshop on Power-Aware Computer Systems, 2000","DOI":"10.1007\/3-540-44572-2_9"},{"key":"10.1016\/S0065-2458(06)69002-5_bib023","author":"Dongarra"},{"key":"10.1016\/S0065-2458(06)69002-5_bib024","author":"Dongarra"},{"key":"10.1016\/S0065-2458(06)69002-5_bib025","series-title":"LINPACK User's Guide","author":"Dongarra","year":"1979"},{"key":"10.1016\/S0065-2458(06)69002-5_bib026","unstructured":"Elnozahy M., Kistler M., Rajamony R., \u201cEnergy conservation policies for Web servers\u201d, in: Proc. of 4th USENIX Symposium on Internet Technologies and Systems, Seattle, WA, 2003"},{"key":"10.1016\/S0065-2458(06)69002-5_bib027","doi-asserted-by":"crossref","unstructured":"Fan X., Ellis C.S., Lebeck A.R., \u201cMemory controller policies for DRAM power management\u201d, in: Proc. of International Symposium on Low Power Electronics and Design, ISLPED, 2001","DOI":"10.1145\/383082.383118"},{"key":"10.1016\/S0065-2458(06)69002-5_bib028","unstructured":"Fan X., Ellis C.S., Lebeck A.R., \u201cThe synergy between power-aware memory systems and processor voltage scaling\u201d, Department of Computer Science, Duke University, Durham, TR CS-2002-12, 2002"},{"issue":"7","key":"10.1016\/S0065-2458(06)69002-5_bib029","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1145\/957717.957772","article-title":"Making a case for efficient supercomputing","volume":"1","author":"Feng","year":"2003","journal-title":"ACM Queue"},{"key":"10.1016\/S0065-2458(06)69002-5_bib030","unstructured":"Feng W., Warren M., Weigle E., \u201cThe bladed Beowulf: A cost-effective alternative to traditional Beowulfs\u201d, in: Proc. of IEEE International Conference on Cluster Computing, CLUSTER'02, Chicago, IL, 2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib031","unstructured":"Feng W., Warren M., Weigle E., \u201cHoney, I shrunk the Beowulf!\u201d, in: Proc. of 2002 International Conference on Parallel Processing, ICPP'02, Vancouver, BC, Canada, 2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib032","unstructured":"Feng X., Ge R., Kirk C., \u201cARGUS: Supercomputing in 1\/10 cubic meter\u201d, in: Parallel and Distributed Computing and Networks, PDCN 2005, 2005"},{"key":"10.1016\/S0065-2458(06)69002-5_bib033","unstructured":"Feng X., Ge R., Cameron K., \u201cPower and energy profiling of scientific applications on distributed systems\u201d, in: Proc. of 19th International Parallel and Distributed Processing Symposium, IPDPS 05, Denver, CO, 2005"},{"key":"10.1016\/S0065-2458(06)69002-5_bib034","doi-asserted-by":"crossref","unstructured":"Flinn J., Satyanarayanan M., \u201cEnergy-aware adaptation for mobile applications\u201d, in: Proc. of 17th ACM Symposium on Operating Systems Principles, Kiawah Island Resort, SC, 1999","DOI":"10.1145\/319151.319155"},{"key":"10.1016\/S0065-2458(06)69002-5_bib035","unstructured":"Freeh V.W., Lowenthal D.K., Springer R., Pan F., Kappiah N., \u201cExploring the energy-time tradeoff in MPI programs\u201d, in: Proc. of 19th IEEE\/ACM International Parallel and Distributed Processing Symposium, IPDPS, Denver, CO, 2005"},{"key":"10.1016\/S0065-2458(06)69002-5_bib036","unstructured":"Ge R., Feng X., Cameron K.W., \u201cImprovement of power-performance efficiency for high-end computing\u201d, in: Proc. of 1st Workshop on High-Performance, Power-Aware Computing, HPPAC 2005, in conjunction with IPDPS'2005, Denver, CO, 2005"},{"key":"10.1016\/S0065-2458(06)69002-5_bib037","doi-asserted-by":"crossref","unstructured":"Gropp W., Lusk E., \u201cReproducible measurements of MPI performance\u201d, Proc. of PVM\/MPI '99 User's Group Meeting, 1999","DOI":"10.1007\/3-540-48158-3_2"},{"key":"10.1016\/S0065-2458(06)69002-5_bib038","unstructured":"Grunwald D., Levis P., Farkas K.I., \u201cPolicies for dynamic clock scheduling\u201d, in: Proc. of 4th Symposium on Operating System Design & Implementation, San Diego, CA, 2000"},{"key":"10.1016\/S0065-2458(06)69002-5_bib039","unstructured":"Gurumurthi S., Sivasubramaniam A., Irwin M.J., Vijaykrishnan N., Kandemir M., \u201cUsing complete machine simulation for software power estimation: The SoftWatt approach\u201d, in: Proc. of Eighth International Symposium on High-Performance Computer Architecture, HPCA'02, Boston, MA, 2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib040","unstructured":"HECRTF, \u201cFederal plan for high-end computing: Report of the high-end computing revitalization task force\u201d, 2004"},{"key":"10.1016\/S0065-2458(06)69002-5_bib041","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2003"},{"key":"10.1016\/S0065-2458(06)69002-5_bib042","unstructured":"Hsu C.-H., Feng W.-C., \u201cA power-aware run-time system for high-performance computing\u201d, in: Proc. of IEEE\/ACM Supercomputing, SC|05, Seattle, WA, 2005"},{"key":"10.1016\/S0065-2458(06)69002-5_bib043","doi-asserted-by":"crossref","unstructured":"Hsu C.-H., Kremer U., \u201cThe design, implementation, and evaluation of a compiler algorithm for CPU energy reduction\u201d, in: Proc. of ACM SIGPLAN Conference on Programming Languages, Design, and Implementation, PLDI'03, San Diego, CA, 2003","DOI":"10.1145\/781131.781137"},{"key":"10.1016\/S0065-2458(06)69002-5_bib044","author":"Standard Performance Evaluation Corporation"},{"key":"10.1016\/S0065-2458(06)69002-5_bib045","series-title":"PowerPC 604e User's Manual","author":"IBM","year":"1998"},{"key":"10.1016\/S0065-2458(06)69002-5_bib046","author":"Intel"},{"key":"10.1016\/S0065-2458(06)69002-5_bib047","unstructured":"Intel, \u201cIntel Pentium M Processor datasheet\u201d, 2004"},{"key":"10.1016\/S0065-2458(06)69002-5_bib048","unstructured":"Isci C., Martonosi M., \u201cRuntime power monitoring in high-end processors: Methodology and empirical data\u201d, in: Proc. of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, 2003"},{"issue":"9","key":"10.1016\/S0065-2458(06)69002-5_bib049","first-page":"180","article-title":"A high-level language benchmark","volume":"6","author":"J","year":"1981","journal-title":"BYTE"},{"key":"10.1016\/S0065-2458(06)69002-5_bib050","unstructured":"Joseph R., Brooks D., Martonosi M., \u201cLive, runtime power measurements as a foundation for evaluating power\/performance tradeoffs\u201d, in: Proc. of Workshop on Complexity-Effective Design, Goteborg, Sweden, 2001"},{"issue":"4","key":"10.1016\/S0065-2458(06)69002-5_bib051","article-title":"Design of low power-consumption LSI","volume":"68","author":"Kurita","year":"2001","journal-title":"Oki Technical Review"},{"key":"10.1016\/S0065-2458(06)69002-5_bib052","author":"Laird"},{"key":"10.1016\/S0065-2458(06)69002-5_bib053","series-title":"Data Center Energy Benchmarking Case Study","author":"LBNL","year":"2003"},{"issue":"7","key":"10.1016\/S0065-2458(06)69002-5_bib054","doi-asserted-by":"crossref","first-page":"856","DOI":"10.1109\/TC.2004.35","article-title":"PACE: A new approach to dynamic voltage scaling","volume":"53","author":"Lorch","year":"2004","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0065-2458(06)69002-5_bib055","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/98.683740","article-title":"Software strategies for portable computer energy management","volume":"5","author":"Lorch","year":"1998","journal-title":"IEEE Personal Communications Magazine"},{"key":"10.1016\/S0065-2458(06)69002-5_bib056","unstructured":"McMahon F.H., \u201cThe Livermore Fortran Kernels: A computer test of numerical performance range\u201d, Lawrence Livermore National Laboratory, UCRL-53745, December 1986"},{"key":"10.1016\/S0065-2458(06)69002-5_bib057","unstructured":"McVoy L., Staelin C., \u201clmbench: Portable tools for performance analysis\u201d, in: Proc. of USENIX 1996 Annual Technical Conference, San Diego, CA, 1996"},{"issue":"4","key":"10.1016\/S0065-2458(06)69002-5_bib058","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/2.917539","article-title":"Power: A first class design constraint for future architectures","volume":"34","author":"Mudge","year":"2001","journal-title":"Computer"},{"key":"10.1016\/S0065-2458(06)69002-5_bib059","doi-asserted-by":"crossref","unstructured":"Phillips J.C., Zheng G., Kumar S.. Kale L.V., \u201cNAMD: Biomolecular simulation on thousands of processors\u201d, in: Proc. of 14th International Conference on High Performance Computing and Communications, SC 2002, Baltimore, MA, 2002","DOI":"10.1109\/SC.2002.10019"},{"key":"10.1016\/S0065-2458(06)69002-5_bib060","doi-asserted-by":"crossref","unstructured":"Rosenblum M., Herrod S.A., Witchel E., Gupta A., \u201cComplete computer simulation: The SimOS approach\u201d, in: IEEE Parallel and Distributed Technology, Fall 1995, 1995","DOI":"10.1109\/88.473612"},{"key":"10.1016\/S0065-2458(06)69002-5_bib061","doi-asserted-by":"crossref","unstructured":"Sakagami H., Murai H., Seo Y., Yokokawa M., \u201cTFLOPS three-dimensional fluid simulation for fusion science with HPF on the Earth Simulator\u201d, in: Proc. of SC2002, 2002","DOI":"10.1109\/SC.2002.10051"},{"issue":"10","key":"10.1016\/S0065-2458(06)69002-5_bib062","doi-asserted-by":"crossref","first-page":"1202","DOI":"10.1145\/63039.63043","article-title":"Characterizing computer performance with a single number","volume":"32","author":"Smith","year":"1988","journal-title":"Comm. ACM"},{"key":"10.1016\/S0065-2458(06)69002-5_bib063","author":"Tennessee"},{"key":"10.1016\/S0065-2458(06)69002-5_bib064","doi-asserted-by":"crossref","unstructured":"Tiwari V., Singh D., Rajgopal S., et al., \u201cReducing power in high-performance microprocessors\u201d, in: Proc. 35th Conference on Design Automation, San Francisco, CA, 1998","DOI":"10.1145\/277044.277227"},{"key":"10.1016\/S0065-2458(06)69002-5_bib065","unstructured":"Top500, \u201c27th edition of TOP500 list of world's fastest supercomputers released: DOE\/LLNL BlueGene\/L and IBM gain top positions\u201d, 2006"},{"key":"10.1016\/S0065-2458(06)69002-5_bib066","unstructured":"Vachharajani M., Vachharajani N., Penry D.A., Blome J.A., August D.I., \u201cMicroarchitectural exploration with liberty\u201d, in Proc. of 35th International Symposium on Microarchitecture, Micro-35, 2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib067","author":"Vargas"},{"key":"10.1016\/S0065-2458(06)69002-5_bib068","doi-asserted-by":"crossref","unstructured":"Vijaykrishnan N., Kandemir M., Irwin M., Kim, H., Ye W., \u201cEnergy-driven integrated hardware-software optimizations using SimplePower\u201d, in: Proc. of 27th International Symposium on Computer Architecture, Vancouver, BC, 2000","DOI":"10.1145\/339647.339659"},{"key":"10.1016\/S0065-2458(06)69002-5_bib069","unstructured":"Wang H.-S., Zhu X., Peh L.-S., Malik S., \u201cOrion: A power-performance simulator for interconnection networks\u201d, in Proc. of 35th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-35, Istanbul, Turkey, 2002"},{"key":"10.1016\/S0065-2458(06)69002-5_bib070","doi-asserted-by":"crossref","unstructured":"Warren M.S., Weigle E.H., Feng W.-C., \u201cHigh-density computing: A 240-processor Beowulf in one cubic meter\u201d, in: Proc. of IEEE\/ACM SC 2002, Baltimore, MA, 2002","DOI":"10.1109\/SC.2002.10010"},{"key":"10.1016\/S0065-2458(06)69002-5_bib071","doi-asserted-by":"crossref","unstructured":"Weissel A., Bellosa F., \u201cProcess cruise control-event-driven clock scaling for dynamic power management\u201d, in: Proc. of International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2002, Grenoble, France, 2002","DOI":"10.1145\/581630.581668"},{"key":"10.1016\/S0065-2458(06)69002-5_bib072","doi-asserted-by":"crossref","unstructured":"Zhu Q., Chen Z., Tan L., et al., \u201cHibernator: Helping disk array sleep through the winter\u201d, in: Proc. of the 20th ACM Symposium on Operating Systems Principles, SOSP'05, 2005","DOI":"10.1145\/1095810.1095828"},{"issue":"5","key":"10.1016\/S0065-2458(06)69002-5_bib073","doi-asserted-by":"crossref","first-page":"587","DOI":"10.1109\/TC.2005.82","article-title":"Power aware storage cache management","volume":"54","author":"Zhu","year":"2005","journal-title":"IEEE Transactions on Computers (IEEE-TC)"}],"container-title":["Advances in Computers","Architectural Issues"],"original-title":[],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T23:45:26Z","timestamp":1559951126000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0065245806690025"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":73,"URL":"https:\/\/doi.org\/10.1016\/s0065-2458(06)69002-5","relation":{},"ISSN":["0065-2458"],"issn-type":[{"value":"0065-2458","type":"print"}],"subject":[],"published":{"date-parts":[[2007]]}}}