{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T23:10:01Z","timestamp":1740870601660,"version":"3.38.0"},"reference-count":37,"publisher":"Elsevier","isbn-type":[{"type":"print","value":"9780123737458"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1016\/s0065-2458(06)69003-7","type":"book-chapter","created":{"date-parts":[[2011,1,19]],"date-time":"2011-01-19T05:56:21Z","timestamp":1295416581000},"page":"155-189","source":"Crossref","is-referenced-by-count":0,"title":["Compiler-Assisted Leakage Energy Reduction for Cache Memories"],"prefix":"10.1016","author":[{"given":"Wei","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0065-2458(06)69003-7_bib001","doi-asserted-by":"crossref","DOI":"10.1109\/5.915377","article-title":"Coming challenges in microarchitecture and architecture","volume":"89","author":"Ronen","year":"2001","journal-title":"Proc. IEEE"},{"author":"Semiconductor Industry Association","key":"10.1016\/S0065-2458(06)69003-7_bib002"},{"key":"10.1016\/S0065-2458(06)69003-7_bib003","doi-asserted-by":"crossref","unstructured":"Ye Y., Borkar S., De V., \u201cA new technique for standby leakage reduction in high-performance circuits\u201d, in: Proc. of the Symposium on VLSI Circuits, 1998, pp. 40\u201341","DOI":"10.1109\/VLSIC.1998.687996"},{"issue":"1","key":"10.1016\/S0065-2458(06)69003-7_bib004","doi-asserted-by":"crossref","DOI":"10.1109\/92.920821","article-title":"Reducing leakage in a high-performance deep-submicron instruction cache","volume":"9","author":"Powell","year":"2001","journal-title":"IEEE Trans. VLSI"},{"key":"10.1016\/S0065-2458(06)69003-7_bib005","doi-asserted-by":"crossref","unstructured":"Kaxiras S., Hu Z., Martonosi M., \u201cCache decay: Exploiting generational behavior to reduce cache leakage power\u201d, in: Proc. of ISCA, 2001","DOI":"10.1145\/379240.379268"},{"key":"10.1016\/S0065-2458(06)69003-7_bib006","unstructured":"Zhou H., Toburen M.C., Rotenberg E., Conte T.M., \u201cAdaptive mode control: A static power-efficient cache design\u201d, in: Proc. of PACT, 2001"},{"key":"10.1016\/S0065-2458(06)69003-7_bib007","unstructured":"Kim N.S., Flautner K., Blaauw D., Mudge T., \u201cDrowsy instruction caches\u201d, in: Proc. of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture, 2002"},{"key":"10.1016\/S0065-2458(06)69003-7_bib008","doi-asserted-by":"crossref","unstructured":"Flautner K., Kim N.S., Martin S., Blaauw D., Mudge T., \u201cDrowsy caches: Simple techniques for reducing leakage power\u201d, in: Proc. of ISCA, 2002","DOI":"10.1145\/545214.545232"},{"key":"10.1016\/S0065-2458(06)69003-7_bib009","unstructured":"Zhang W., \u201cCompiler-directed data cache leakage reduction\u201d, in: Proc. of the IEEE Computer Society Symposium on VLSI (ISVLSI04), February 2004"},{"key":"10.1016\/S0065-2458(06)69003-7_bib010","doi-asserted-by":"crossref","unstructured":"Allu B., Zhang W., \u201cStatic next sub-bank prediction for Drowsy instruction cache\u201d, in: Proc. of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'04), Washington DC, September 2004","DOI":"10.1145\/1023833.1023852"},{"key":"10.1016\/S0065-2458(06)69003-7_bib011","doi-asserted-by":"crossref","unstructured":"Heo S., Barr K., Hampton M., Asanovic K., \u201cDynamic fine-grain leakage reduction using leakage-biased bitlines\u201d, in: Proc. of ISCA, 2002","DOI":"10.1145\/545214.545231"},{"key":"10.1016\/S0065-2458(06)69003-7_bib012","doi-asserted-by":"crossref","unstructured":"Butts J.A., Sohi G., \u201cA static power model for architects\u201d, in: Proc. of the International Symposium on Microarchitecture, December 2000","DOI":"10.1145\/360128.360148"},{"key":"10.1016\/S0065-2458(06)69003-7_bib015","unstructured":"Lee C., Potkonjak M., Mangione-Smith W.H., \u201cMediaBench: A tool for evaluating and synthesizing multimedia and communications systems\u201d, in: Proc. of the International Symposium on Microarchitecture, 1997, pp. 330\u2013335"},{"year":"1992","series-title":"Motorola MC68030 Enhanced 32-bit Microprocessor User's Manual","author":"Motorola","key":"10.1016\/S0065-2458(06)69003-7_bib016"},{"year":"1999","series-title":"Intel StrongARM SA-1100 Microprocessor Developer's Manual","author":"Intel","key":"10.1016\/S0065-2458(06)69003-7_bib017"},{"key":"10.1016\/S0065-2458(06)69003-7_bib018","unstructured":"Shivakumar P., Jouppi N., \u201cCACTI 3.0: An integrated cache timing, power and area model\u201d, WRL Research Report 2001"},{"key":"10.1016\/S0065-2458(06)69003-7_bib019","unstructured":"Zhang W., Hu J.S., Degalahal V., Kandemir M., Vijaykrishnan N., Irwin M.J., \u201cCompiler-directed instruction cache leakage optimization\u201d, in: Proc. of the 35th Annual ACM\/IEEE International Symposium on Microarchitecture, 2002"},{"issue":"5","key":"10.1016\/S0065-2458(06)69003-7_bib020","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/40.621215","article-title":"Virtually-address caches. Part 1: problems and solutions in uniprocessors","volume":"17","author":"Cekleov","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S0065-2458(06)69003-7_bib021","doi-asserted-by":"crossref","unstructured":"Ball T., Larus J.R., \u201cBranch prediction for free\u201d, in: Proc. of SIGPLAN Conference on Programming Language Design and Implementation, 1993","DOI":"10.1145\/155090.155119"},{"key":"10.1016\/S0065-2458(06)69003-7_bib022","unstructured":"Hwu W.W., Conte T.M., Chang P.P., \u201cComparing software and hardware schemes for reducing the cost of branches\u201d, in: Proc. of ISCA, 1999"},{"key":"10.1016\/S0065-2458(06)69003-7_bib023","series-title":"Power Aware Computing","article-title":"Compiler optimizations for low power systems","author":"Kandemir","year":"2002"},{"year":"2005","series-title":"Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools","author":"Fisher","key":"10.1016\/S0065-2458(06)69003-7_bib024"},{"year":"1997","series-title":"Advanced Compiler Design Implementation","author":"Muchnick","key":"10.1016\/S0065-2458(06)69003-7_bib025"},{"key":"10.1016\/S0065-2458(06)69003-7_bib026","doi-asserted-by":"crossref","unstructured":"Hu J.S., Nadgir A., Vijaykrishnan N., Irwin M.J., Kandemir M., \u201cExploiting program hotspots and code sequentiality for instruction cache leakage management\u201d, in: Proc. of the International Symposium on Low Power Electronics and Design, Seoul, Korea, August 25\u201327, 2003","DOI":"10.1145\/871604.871606"},{"key":"10.1016\/S0065-2458(06)69003-7_bib027","doi-asserted-by":"crossref","unstructured":"Zhang W., Karakoy M., Kandemir M., Chen G., \u201cA compiler approach for reducing data cache energy\u201d, in: Proc. of ICS, 2003","DOI":"10.1145\/782827.782828"},{"issue":"3","key":"10.1016\/S0065-2458(06)69003-7_bib028","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1145\/1089008.1089009","article-title":"Exploring the limits of leakage power reduction in caches","volume":"2","author":"Meng","year":"2005","journal-title":"ACM Transaction on Architecture and Code Optimization"},{"issue":"1","key":"10.1016\/S0065-2458(06)69003-7_bib029","doi-asserted-by":"crossref","DOI":"10.1109\/4.179198","article-title":"Trading speed for low power by choice of supply and threshold voltages","volume":"18","author":"Liu","year":"1993","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"10.1016\/S0065-2458(06)69003-7_bib030","unstructured":"Lee D., Blaauw D., Sylvester D., \u201cGate oxide leakage current analysis and reduction for VLSI circuits\u201d, in: IEEE Transaction on Very Large Scale Integration"},{"key":"10.1016\/S0065-2458(06)69003-7_bib031","unstructured":"Velusamy S., Sankaranarayanan K., Parikh D., Abdelzaher T., Skadron K., \u201cAdaptive cache decay using formal feedback control\u201d, in: Proc. of 2002 Workshop on Memory Performance Issues in Conjunction with ISCA-29, 2002"},{"key":"10.1016\/S0065-2458(06)69003-7_bib032","article-title":"Managing leakage energy in cache hierarchies","author":"Li","year":"2003","journal-title":"J. Instruction-Level Parallelism"},{"key":"10.1016\/S0065-2458(06)69003-7_bib033","unstructured":"Zhang W., Kandemir M., Vijaykrishnan N., Irwin M.J., De V., \u201cCompiler support for reducing leakage energy consumption\u201d, in: Proc. of the 6th Design Automation and Test in Europe Conference (DATE-03), March 2003"},{"key":"10.1016\/S0065-2458(06)69003-7_bib034","series-title":"Proc. of the International Conference on Compiler Construction","first-page":"261","article-title":"Optimization of static power dissipation by functional units in superscalar processors","volume":"vol. 2304","author":"Rele","year":"2002"},{"key":"10.1016\/S0065-2458(06)69003-7_bib035","doi-asserted-by":"crossref","unstructured":"Tiwari V., Malik S., Wolfe A., \u201cCompilation techniques for low energy: An overview\u201d, in: Proc. of the International Symposium on Low Power Electronics, October 1994, pp. 38\u201339","DOI":"10.1109\/LPE.1994.573195"},{"key":"10.1016\/S0065-2458(06)69003-7_bib036","unstructured":"Su C.L., Tsui C.-Y., Despain A.M., \u201cLow power architecture design and compilation techniques for high performance processor\u201d, in: Proc. of IEEE Compcon., 1994, pp. 489\u2013498"},{"key":"10.1016\/S0065-2458(06)69003-7_bib037","doi-asserted-by":"crossref","unstructured":"Hsu C.H., Kremer U., \u201cThe design, implementation, and evaluation of a compiler algorithm for CPU energy reduction\u201d, in: Proc. of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'03), San Diego, CA, June 2003","DOI":"10.1145\/781131.781137"},{"key":"10.1016\/S0065-2458(06)69003-7_bib038","series-title":"Low-Power Electronics Design","article-title":"Low power\/energy compiler optimizations","author":"Kremer","year":"2005"},{"key":"10.1016\/S0065-2458(06)69003-7_bib039","series-title":"Interaction Between Compilers and Computer Architectures","article-title":"Is compiling for performance = compiling for power?","author":"Valluri","year":"2001"}],"container-title":["Advances in Computers","Architectural Issues"],"original-title":[],"language":"en","deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T22:34:34Z","timestamp":1740868474000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0065245806690037"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780123737458"],"references-count":37,"URL":"https:\/\/doi.org\/10.1016\/s0065-2458(06)69003-7","relation":{},"ISSN":["0065-2458"],"issn-type":[{"type":"print","value":"0065-2458"}],"subject":[],"published":{"date-parts":[[2007]]}}}