{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:35:31Z","timestamp":1762032931130,"version":"3.38.0"},"reference-count":49,"publisher":"Elsevier","isbn-type":[{"type":"print","value":"9780120121465"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1016\/s0065-2458(08)60207-7","type":"book-chapter","created":{"date-parts":[[2011,1,19]],"date-time":"2011-01-19T05:56:15Z","timestamp":1295416575000},"page":"287-328","source":"Crossref","is-referenced-by-count":5,"title":["Multithreaded Systems"],"prefix":"10.1016","author":[{"given":"Krishna M.","family":"Kavi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali R.","family":"Hirson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0065-2458(08)60207-7_bib1","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/71.159037","article-title":"Performance tradeoffs in multithreaded processors","volume":"3","author":"Agarwal","year":"1992","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/S0065-2458(08)60207-7_bib2","doi-asserted-by":"crossref","unstructured":"A. Agarwal J. Kubiatowicz D. Kranz B.-H. Lim D. Yeung, D' G. Souza M. Parkin (1993). Sparcle: an evolutionary processor design for large-scale multiprocessors. IEEE Micro June, pp. 48\u201361","DOI":"10.1109\/40.216748"},{"year":"1995","series-title":"The MIT Alewife machine: architecture and performance","author":"Agarwal","key":"10.1016\/S0065-2458(08)60207-7_bib3"},{"key":"10.1016\/S0065-2458(08)60207-7_bib4","doi-asserted-by":"crossref","unstructured":"R. Alverson D. Callahan D. Cummings B. Koblenz A. Porterfield B. Smith (1990). The Tera computer system. International Conference on Supercomputing. Amsterdam, The Netherlands, pp. 1\u20136","DOI":"10.1145\/255129.255132"},{"key":"10.1016\/S0065-2458(08)60207-7_bib5","doi-asserted-by":"crossref","unstructured":"T.E. Anderson B.N. Bershad E.D. Lazowska H.M. Levy (1992). Schedular activations: effective kernel support for the user-level management of parallelism. ACM Transactions on Computer Systems. Feb., pp. 53\u201379","DOI":"10.1145\/146941.146944"},{"key":"10.1016\/S0065-2458(08)60207-7_bib6","unstructured":"B.S. Ang, Arvind, and D. Chiou (1992). StartT the Next Generation: integrating global caches and dataflow architecture. Proc. of the 19th International Symposium on Computer Architecture. Gold Coast, Australia, Dataflow workshop"},{"year":"1996","series-title":"Message Passing Support in StarT-Voyager.","author":"Ang","key":"10.1016\/S0065-2458(08)60207-7_bib7"},{"key":"10.1016\/S0065-2458(08)60207-7_bib8","unstructured":"J.-L. Baer T. Chen (1991). An effective on-chip preloading scheme to reduce data access penalty. Proc. of Supercomputing \u203291 pp. 178\u2013186"},{"year":"1995","series-title":"Java Threads.","author":"Berg","key":"10.1016\/S0065-2458(08)60207-7_bib9"},{"key":"10.1016\/S0065-2458(08)60207-7_bib10","doi-asserted-by":"crossref","unstructured":"Berger, D. Kaxiras, S., and J. Goodman (1997). Datascalar architecture. Proc. of the 24th International Symposium on Computer Architecture.","DOI":"10.1145\/384286.264215"},{"key":"10.1016\/S0065-2458(08)60207-7_bib11","doi-asserted-by":"crossref","unstructured":"B.N. Bershad T.E. Anderson E.D. Lazowska H.M. Levy (1990). Lightweight remote procedure call. ACM Transactions on Computer Systems. Feb., pp. 37\u201355","DOI":"10.1145\/77648.77650"},{"year":"1994","series-title":"SPIN \u2014 An Extensible Microkernel for Application-Specific Operating System Services.","author":"Bershad","key":"10.1016\/S0065-2458(08)60207-7_bib12"},{"key":"10.1016\/S0065-2458(08)60207-7_bib13","doi-asserted-by":"crossref","unstructured":"R.D. Blumofe C.F. Joerg B. Kuszmaul C.E. Leiserson K.H. Randall Y. Zhou (1995). Cilk: an efficient multithreaded runtime system. Proc. of the 5th ACM Symposium on Principles and Practice of Parallel Programming (PPoP). Santa Barbara CA. pp. 207\u2013216","DOI":"10.1145\/209937.209958"},{"year":"1994","series-title":"Arctic routing chip","author":"Boughton","key":"10.1016\/S0065-2458(08)60207-7_bib14"},{"year":"1993","series-title":"Programming Under Mach.","author":"Boykin","key":"10.1016\/S0065-2458(08)60207-7_bib15"},{"year":"1994","series-title":"Multiprocessor System Architecture.","author":"Catanzaro","key":"10.1016\/S0065-2458(08)60207-7_bib16"},{"key":"10.1016\/S0065-2458(08)60207-7_bib17","unstructured":"D. Chaiken J. Kubiatowics A. Agarwal (1991). LimitLESS directories: a scalable cache coherence scheme. The 4th International Conference on Architectural Support for Programming Languages and Operating Systems. Santa Clara CA. pp. 224\u2013234"},{"key":"10.1016\/S0065-2458(08)60207-7_bib18","unstructured":"D. Chiou B.S. Ang R. Greiner, Arvind, Hoe, J. C, M.J. Beckerle J.E. Hicks A. Boughton (1995). StatT-NG: delivering seamless parallel computing. Proc. of EUROPAR, Stockholm, pp. 101\u2013116"},{"key":"10.1016\/S0065-2458(08)60207-7_bib19","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1006\/jpdc.1993.1070","article-title":"TAM-A compiler controlled threaded abstract machine","volume":"18","author":"Culler","year":"1993","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"10.1016\/S0065-2458(08)60207-7_bib20","unstructured":"F. Dahlgren M. Dubois P. Stenstrom (1993). Fixed and adaptive sequential prefetching in shared memory uniprocessors. Proc. of the International Conference on Parallel Processing."},{"key":"10.1016\/S0065-2458(08)60207-7_bib21","unstructured":"DARPA (1997). Multithreaded and Other Experimental Computer Architectures. BAA 97\u201303."},{"key":"10.1016\/S0065-2458(08)60207-7_bib22","unstructured":"D.R. Engler F.M. Kaashoek, and O' J. Toole (1995). Exokernel: an operating system architecture for application-level resource management. Proc. of the 15th Symposium on Operating Systems Principles."},{"key":"10.1016\/S0065-2458(08)60207-7_bib23","unstructured":"J.R. Eykholt S.R. Kleiman S. Barton S. Faulkner A. Shvalingiah M. Smith J. Stein M. Voll M. Weeks D. Williams (1992). Beyond multiprocessing\u2014multithreading the Sun OS kernel. 1992 Summer USENIX Conference Proceedings. San Antonio TX. pp. 11\u201318"},{"key":"10.1016\/S0065-2458(08)60207-7_bib24","unstructured":"K. Farkas N. Jouppi P. Chow (1995). How useful are non-blocking loads, stream buffers and speculative execution in multiple issue processors? Proc. of the First HPCA. Raleigh NC. pp. 78\u201379"},{"key":"10.1016\/S0065-2458(08)60207-7_bib25","doi-asserted-by":"crossref","unstructured":"M. Fillo S.W. Keckler W. Dally N.P. Carter A. Chang Y. Gurevich W.S. Lee (1995). The M-Machine multicomputer. Proc. Of MICRO-28. (Also available as MIT AI Lab Memo 1532.)","DOI":"10.1109\/MICRO.1995.476822"},{"year":"1993","series-title":"User Level Threads and Interprocess Communication","author":"Feeley","key":"10.1016\/S0065-2458(08)60207-7_bib26"},{"key":"10.1016\/S0065-2458(08)60207-7_bib27","doi-asserted-by":"crossref","unstructured":"R. Halstead (1985). Multilisp: a language for concurrent symbolic computation. ACM Transactions on Prog. Lang. and Syst. Oct., pp. 501\u2013538","DOI":"10.1145\/4472.4478"},{"key":"10.1016\/S0065-2458(08)60207-7_bib28","doi-asserted-by":"crossref","unstructured":"M. Heinrich J. Kuskin D. Ofelt J. Heinlein J. Baxter J.P. Singh R. Simoni K. Gharachorloo D. Nakahira M. Horowitz A. Gupta M. Rosenblum J. Hennessy (1994). Integration of message passing and shared memory in the Stanford FLASH multiprocessor. Proc. of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems. San Jose CA. pp. 274\u2013285","DOI":"10.1145\/195473.195569"},{"key":"10.1016\/S0065-2458(08)60207-7_bib29","unstructured":"Hoe, J. C, and M. Ehrlich (1996). StarT-Jr: a parallel system from commodity technology. Proc. of the 7th Transputer I Occam International Conference, Tokyo. (Also available as MIT Computer Structure Group Memo 384.)"},{"year":"1995","series-title":"Annotated Ada Reference Manual: Version 6.0.","author":"ISO","key":"10.1016\/S0065-2458(08)60207-7_bib30"},{"year":"1996","series-title":"Programming with Threads.","author":"Kleiman","key":"10.1016\/S0065-2458(08)60207-7_bib31"},{"year":"1995","series-title":"The EM-X parallel computer: architecture and basic performance","author":"Kodama","key":"10.1016\/S0065-2458(08)60207-7_bib32"},{"key":"10.1016\/S0065-2458(08)60207-7_bib33","doi-asserted-by":"crossref","unstructured":"J. Kuskin D. Ofelt M. Heinrich J. Heinlein R. Simoni K. Gharachorloo J. Chapin D. Nkahira J. Baxter M. Horowitz A. Gupta M. Rosenblum J. Hennessy (1994). The Stanford FLASH multiprocessor. Proc. of the 21st International Symposium on Computer Architecture, Chicago IL. pp. 302\u2013313","DOI":"10.1145\/192007.192056"},{"key":"10.1016\/S0065-2458(08)60207-7_bib34","unstructured":"B. Lee A.R. Hurson (1994). Dataflow architectures and multithreading. IEEE Computer August, pp. 27\u201339"},{"year":"1991","series-title":"Id (Version 90.1) Reference Manual. Technical Report.","author":"Nikhil","key":"10.1016\/S0065-2458(08)60207-7_bib35"},{"key":"10.1016\/S0065-2458(08)60207-7_bib36","unstructured":"R.S. Nikhil G.M. Papadopoulos, and Arvind (1992). T: a multithreaded massively parallel architecture. Proc. of the 19th International Symposium on Computer Architecture. Gold Coast, Australia, pp. 156\u2013167"},{"year":"1994","series-title":"Cid: a parallel shared-memory C for distributed memory machines","author":"Nikhil","key":"10.1016\/S0065-2458(08)60207-7_bib37"},{"key":"10.1016\/S0065-2458(08)60207-7_bib38","unstructured":"K.A. Pier (1983). A retrospective on the Dorado. A high performance personal computer. Proc. of the 10th International Symposium on Computer Architecture, Stockholm, Sweden. pp. 252\u2013269"},{"key":"10.1016\/S0065-2458(08)60207-7_bib39","unstructured":"H. Sakane M. Sato Y. Kodama H. Yamana S. Sakai Y. Yamaguchi (1995). Dynamic characteristics of multithreaded execution in the EM-X multiprocessor. Proc. of 1995 International Workshop on Computer Performance Measurement and Analysis (PERMEAN \u203295), Beppu Ohita, Japan, pp. 14\u201322"},{"key":"10.1016\/S0065-2458(08)60207-7_bib40","doi-asserted-by":"crossref","unstructured":"M. Sato Y. Kodama S. Sakai Y. Yamaguchi Y. Koumura (1992). Thread-based programming for EM4 hybrid dataflow machine. Proc. of the 19th International Symposium on Computer Architecture. Gold Coast, Australia, pp. 146\u2013155","DOI":"10.1145\/146628.139712"},{"key":"10.1016\/S0065-2458(08)60207-7_bib41","unstructured":"A. Saulsbury F. Pong A. Nowatzyk (1996). Missing the memory wall: a case for processor\/memory integration. Proc. of the 23rd International Symposium on Computer Architecture, Philadelphia PA. pp. 90\u2013101"},{"key":"10.1016\/S0065-2458(08)60207-7_bib42","series-title":"Parallel MIMD Computation: HEP Supercomputer and Applications.","article-title":"The architecture of HEP","author":"Smith","year":"1985"},{"year":"1995","series-title":"Multiscalar processors","author":"Sohi","key":"10.1016\/S0065-2458(08)60207-7_bib43"},{"key":"10.1016\/S0065-2458(08)60207-7_bib44","unstructured":"D. Stein D. Shaw (1997). Implementing lightweight threads. Proc. of the 1992 Summer USENIX Conference, San Antonio TX. pp. 1\u20139"},{"key":"10.1016\/S0065-2458(08)60207-7_bib45","unstructured":"R. Thekkath S.J. Eggers (1994). The effectiveness of multiple hardware contexts. Proc. of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, San Jose CA. pp. 328\u2013337"},{"key":"10.1016\/S0065-2458(08)60207-7_bib46","unstructured":"R. Thekkath S.J. Eggers (1994). Impact of sharing-based thread placement on multithreaded architectures. Proc. of the 21st International Symposium on Computer Architecture, Chicago IL. pp. 176\u2013186"},{"year":"1993","series-title":"Panel Session of the 1991 Workshop on Multithreaded Computers","author":"Theobald","key":"10.1016\/S0065-2458(08)60207-7_bib47"},{"year":"1995","series-title":"Simultaneous multithreading: maximizing on-chip parallelism","author":"Tullsen","key":"10.1016\/S0065-2458(08)60207-7_bib48"},{"key":"10.1016\/S0065-2458(08)60207-7_bib49","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen S.J. Eggers J.S. Emer H.M. Levy J.L. Lo R.L. Stamm (1996). Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor. Proc. of the 23rd International Symposium on Computer Architecture, Philadelphia PA. pp. 191\u2013202","DOI":"10.1145\/232974.232993"}],"container-title":["Advances in Computers"],"original-title":[],"language":"en","deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T22:41:22Z","timestamp":1740868882000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0065245808602077"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9780120121465"],"references-count":49,"URL":"https:\/\/doi.org\/10.1016\/s0065-2458(08)60207-7","relation":{},"ISSN":["0065-2458"],"issn-type":[{"type":"print","value":"0065-2458"}],"subject":[],"published":{"date-parts":[[1998]]}}}