{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T20:10:04Z","timestamp":1758744604564,"version":"3.44.0"},"reference-count":54,"publisher":"Elsevier","isbn-type":[{"type":"print","value":"9780120121373"}],"license":[{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1993,1,1]],"date-time":"1993-01-01T00:00:00Z","timestamp":725846400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2009,5,30]],"date-time":"2009-05-30T00:00:00Z","timestamp":1243641600000},"content-version":"vor","delay-in-days":5993,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1993]]},"DOI":"10.1016\/s0065-2458(08)60406-4","type":"book-chapter","created":{"date-parts":[[2011,1,19]],"date-time":"2011-01-19T00:56:15Z","timestamp":1295398575000},"page":"207-283","source":"Crossref","is-referenced-by-count":3,"title":["High-Level Synthesis of Digital Circuits"],"prefix":"10.1016","member":"78","reference":[{"year":"1988","series-title":"Compilers: Principles, Techniques and Tools","author":"Aho","key":"10.1016\/S0065-2458(08)60406-4_bib1"},{"issue":"4","key":"10.1016\/S0065-2458(08)60406-4_bib2","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/43.3188","article-title":"Allocation of Multiport Memories in Data Path Synthesis","volume":"CAD-7","author":"Balakrishnan","year":"1988","journal-title":"IEEE Transactions on CAD"},{"key":"10.1016\/S0065-2458(08)60406-4_bib3","first-page":"231","article-title":"The Silc Silicon Compiler: Language and Features","author":"Blackman","year":"1985","journal-title":"Proc. ACMIIEEE Design Automation Conference"},{"key":"10.1016\/S0065-2458(08)60406-4_bib4","first-page":"203","article-title":"Knowledge-Based Control in Micro Architecture Design","author":"Brewer","year":"1987","journal-title":"Proc. 24th DAC"},{"issue":"I","key":"10.1016\/S0065-2458(08)60406-4_bib5","first-page":"85","article-title":"Path-Based Scheduling for Synthesis","volume":"CAD-10","author":"Camposano","year":"1990","journal-title":"IEEE Transactions on CAD"},{"key":"10.1016\/S0065-2458(08)60406-4_bib6","first-page":"450","article-title":"Synthesis Using Path-Based Scheduling Algorithms and Exercises","author":"Camposano","year":"1990","journal-title":"Proc. 27th Design Automation Conference"},{"issue":"2","key":"10.1016\/S0065-2458(08)60406-4_bib7","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/43.21835","article-title":"Synthesizing Circuits from Behavioral Descriptions","volume":"8","author":"Camposano","year":"1989","journal-title":"IEEE Transactions on CAD"},{"year":"1991","series-title":"A Survey of High-Level Synthesis Systems","key":"10.1016\/S0065-2458(08)60406-4_bib8"},{"year":"1991","series-title":"High-Level VLSI Synthesis","key":"10.1016\/S0065-2458(08)60406-4_bib9"},{"key":"10.1016\/S0065-2458(08)60406-4_bib10","doi-asserted-by":"crossref","DOI":"10.1109\/54.75662","article-title":"High-Level Synthesis from VHDL","author":"Camposano","year":"1991","journal-title":"IEEE Design & Test of Computers"},{"journal-title":"Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation","year":"1987","key":"10.1016\/S0065-2458(08)60406-4_bib11"},{"key":"10.1016\/S0065-2458(08)60406-4_bib12","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/54.60605","article-title":"The Olympus System for Digital Design","author":"De Micheli","year":"1990","journal-title":"IEEE Design & Test of Computers"},{"year":"1988","series-title":"Silicon Compilation","author":"Gajski","key":"10.1016\/S0065-2458(08)60406-4_bib13"},{"year":"1992","series-title":"High-Level Synthesis","author":"Gajski","key":"10.1016\/S0065-2458(08)60406-4_bib14"},{"year":"1992","series-title":"Optimal VLSI Architectural Synthesis","author":"Gebotys","key":"10.1016\/S0065-2458(08)60406-4_bib15"},{"year":"1980","series-title":"Algorithmic Graph Theory and Perfect Graphs","author":"Golumbic","key":"10.1016\/S0065-2458(08)60406-4_bib16"},{"key":"10.1016\/S0065-2458(08)60406-4_bib17","doi-asserted-by":"crossref","first-page":"826","DOI":"10.1145\/74382.74384","article-title":"Loop Optimization in Register-Transfer Level Scheduling for DSP Systems","author":"Goossens","year":"1989","journal-title":"Proc. ACM\/IEEE Design Automation Conference"},{"issue":"2","key":"10.1016\/S0065-2458(08)60406-4_bib18","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1982.1675955","article-title":"Automated Synthesis of Digital Hardware","volume":"C-31","author":"Hafer","year":"1982","journal-title":"IEEE Transaction on Computers"},{"key":"10.1016\/S0065-2458(08)60406-4_bib19","doi-asserted-by":"crossref","first-page":"841","DOI":"10.1287\/opre.9.6.841","article-title":"Parallel Sequencing and Assembly Line Problems","volume":"9","author":"Hu","year":"1961","journal-title":"Operations Research"},{"year":"1989","series-title":"Efficient Design of Systems on Silicon with PYRAMID, in Logic and Architecture Synthesis for Silicon Compilers","author":"Huisken","key":"10.1016\/S0065-2458(08)60406-4_bib20"},{"key":"10.1016\/S0065-2458(08)60406-4_bib21","first-page":"52","article-title":"Constrained Conditional Resource Sharing in Pipeline Synthesis","author":"Hwang","year":"1988","journal-title":"ICCAD, Proc. of the International Conference on Computer-Aided Design"},{"issue":"4","key":"10.1016\/S0065-2458(08)60406-4_bib22","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/43.75629","article-title":"A Formal Approach to the Scheduling Problem in High-Level Synthesis","volume":"CAD-10","author":"Hwang","year":"1991","journal-title":"IEEE Transaction on CAD"},{"key":"10.1016\/S0065-2458(08)60406-4_bib23","first-page":"50","article-title":"VLSI Design Standardization Effort in Japan","author":"Karatsu","year":"1989","journal-title":"Proc. Design Automation Conference"},{"key":"10.1016\/S0065-2458(08)60406-4_bib24","series-title":"In \u201cDesign Methodologies for VLSI and Computer Architecture","first-page":"35","article-title":"Synthesis from partial structure","author":"Knapp","year":"1989"},{"key":"10.1016\/S0065-2458(08)60406-4_bib25","series-title":"Proc. ICCAD-89","first-page":"58","article-title":"Manual Rescheduling and Incremental Repair of Register-Level Datapaths","author":"Knapp","year":"1989"},{"key":"10.1016\/S0065-2458(08)60406-4_bib26","series-title":"ICCAD-90","first-page":"300","article-title":"Feedback-Driven Datapath Optimization in Fasolt","author":"Knapp","year":"1990"},{"year":"1985","series-title":"An Artificial Intelligence Approach to VLSI Design","author":"Kowalski","key":"10.1016\/S0065-2458(08)60406-4_bib27"},{"key":"10.1016\/S0065-2458(08)60406-4_bib28","article-title":"Relative Scheduling Under Timing Constraints","author":"Ku","year":"1990","journal-title":"Proc. 27th Design Automation Conference"},{"issue":"2","key":"10.1016\/S0065-2458(08)60406-4_bib29","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/0167-9260(91)90033-H","article-title":"Constrained Resource Sharing and Conflict Resolution in Hebe","volume":"12","author":"Ku","year":"1991","journal-title":"Integration: VLSI Journal"},{"year":"1992","series-title":"High-Level Synthesis of ASICS under Timing and Synchronization Constraints","author":"Ku","key":"10.1016\/S0065-2458(08)60406-4_bib30"},{"issue":"6","key":"10.1016\/S0065-2458(08)60406-4_bib31","first-page":"696","article-title":"Relative Scheduling under Timing Constraints: Algorithms for High-Level Synthesis of Digital Circuits","volume":"11","author":"Ku","year":"1992","journal-title":"IEEE Transactions on CAD\/ICAS"},{"year":"1978","series-title":"The Structure of Computers and Computation","author":"Kuck","key":"10.1016\/S0065-2458(08)60406-4_bib32"},{"key":"10.1016\/S0065-2458(08)60406-4_bib33","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-95432-0_7","article-title":"Optimizing Synchronous Circuitry by Retiming","author":"Leiserson","year":"1983","journal-title":"Proc. of the 3rd CalTech Conference on Very Large Scale Integration"},{"issue":"2","key":"10.1016\/S0065-2458(08)60406-4_bib34","first-page":"62","article-title":"An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints","volume":"CAD-2","author":"Laio","year":"1983","journal-title":"IEEE Transactions on CAD\/ICAS"},{"year":"1991","series-title":"VHDL: Hardware Description and Design","author":"Lipsett","key":"10.1016\/S0065-2458(08)60406-4_bib35"},{"key":"10.1016\/S0065-2458(08)60406-4_bib36","first-page":"474","article-title":"Using Bottom-Up Design Techniques in the Synthesis of Digital Hardware from Abstract Behavioral Descriptions","author":"McFarland","year":"1986","journal-title":"Proc. 23rd Design Automarion Conference"},{"key":"10.1016\/S0065-2458(08)60406-4_bib37","first-page":"184","article-title":"Reevaluating the Design Space for Register Transfer Hardware Synthesis","author":"McFarland","year":"1987","journal-title":"ICCAD, Proc. of the International Conference on Computer-Aided Design"},{"issue":"2","key":"10.1016\/S0065-2458(08)60406-4_bib38","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/5.52214","article-title":"The High-Level Synthesis of Digital Systems","volume":"78","author":"McFarland","year":"1990","journal-title":"Proceedings of the IEEE"},{"year":"1992","series-title":"The Synthesis Approach to Digital System Design","author":"Michel","key":"10.1016\/S0065-2458(08)60406-4_bib39"},{"key":"10.1016\/S0065-2458(08)60406-4_bib40","first-page":"597","article-title":"Cathedral-III: Architecture-Driven High-Level Synthesis for High-Throughput DSP Applications","author":"Note","year":"1991","journal-title":"Proc. Des Autom. Conf."},{"issue":"6","key":"10.1016\/S0065-2458(08)60406-4_bib41","doi-asserted-by":"crossref","first-page":"1098","DOI":"10.1109\/TCAD.1987.1270350","article-title":"Design Tools for Intelligent Silicon Compilation","volume":"CAD-6","author":"Pangrle","year":"1987","journal-title":"IEEE Transactions on CAD"},{"issue":"3","key":"10.1016\/S0065-2458(08)60406-4_bib42","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.3169","article-title":"Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications","volume":"CAD-7","author":"Park","year":"1988","journal-title":"IEEE Transactions on CAD"},{"issue":"6","key":"10.1016\/S0065-2458(08)60406-4_bib43","first-page":"661","article-title":"Force-Directed Scheduling for the Behavioral Synthesis of ASIC's","volume":"CAD-8","author":"Paulin","year":"1989","journal-title":"IEEE Transactions on CAD\/ICAS"},{"key":"10.1016\/S0065-2458(08)60406-4_bib44","first-page":"263","article-title":"HAL: A Multi-Paradigm Approach to Automatic Data-Path Synthesis","author":"Paulin","year":"1986","journal-title":"Proc. 23rd Design Automation Conference"},{"year":"1988","series-title":"Physical Design Automation of VLSI Systems","author":"Preas","key":"10.1016\/S0065-2458(08)60406-4_bib45"},{"issue":"12","key":"10.1016\/S0065-2458(08)60406-4_bib46","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/MC.1983.1654270","article-title":"MacPitts, an approach to silicon compilation","volume":"16","author":"Southard","year":"1983","journal-title":"IEEE Computer"},{"key":"10.1016\/S0065-2458(08)60406-4_bib47","first-page":"254","article-title":"Exploiting the Special Structure of Conflict and Compatibility Graphs in High-Level Synthesis","author":"Springer","year":"1990","journal-title":"ICCAD, Proceedings of the International Conference on Computer-Aided Design"},{"year":"1991","series-title":"Architecture Synthesis and Optimization of Digital Systems","author":"Stok","key":"10.1016\/S0065-2458(08)60406-4_bib48"},{"year":"1991","series-title":"The Verilog Hardware Description Language","author":"Thomas","key":"10.1016\/S0065-2458(08)60406-4_bib49"},{"key":"10.1016\/S0065-2458(08)60406-4_bib50","doi-asserted-by":"crossref","DOI":"10.1109\/MC.1983.1654268","article-title":"Automatic data path synthesis","author":"Thomas","year":"1983","journal-title":"IEEE Computer Mag."},{"year":"1990","series-title":"Algorithmic and Register Transfer Level Synthesis: The System Architect's Workbench","author":"Thomas","key":"10.1016\/S0065-2458(08)60406-4_bib51"},{"issue":"2","key":"10.1016\/S0065-2458(08)60406-4_bib52","first-page":"259","article-title":"Flamel: A High-Level Hardware Compiler","volume":"CAD-6","author":"Trickey","year":"1987","journal-title":"IEEE Transaction on CAD\/ICAS"},{"key":"10.1016\/S0065-2458(08)60406-4_bib53","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","article-title":"Automated Synthesis of Data Paths in Digital Systems","volume":"CAD-5","author":"Tseng","year":"1986","journal-title":"IEEE Transactions on CAD"},{"key":"10.1016\/S0065-2458(08)60406-4_bib54","first-page":"56","article-title":"The MIMOLA Design System: Detailed Description of the Software System","author":"Zimmermann","year":"1979","journal-title":"Proc. 16th Des Autom. Conf."}],"container-title":["Advances in Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0065245808604064?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0065245808604064?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T19:39:55Z","timestamp":1758742795000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0065245808604064"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993]]},"ISBN":["9780120121373"],"references-count":54,"URL":"https:\/\/doi.org\/10.1016\/s0065-2458(08)60406-4","relation":{},"ISSN":["0065-2458"],"issn-type":[{"type":"print","value":"0065-2458"}],"subject":[],"published":{"date-parts":[[1993]]}}}