{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T23:10:03Z","timestamp":1740870603812,"version":"3.38.0"},"reference-count":80,"publisher":"Elsevier","isbn-type":[{"type":"print","value":"9780120121403"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1995]]},"DOI":"10.1016\/s0065-2458(08)60546-x","type":"book-chapter","created":{"date-parts":[[2011,1,19]],"date-time":"2011-01-19T05:56:15Z","timestamp":1295416575000},"page":"127-179","source":"Crossref","is-referenced-by-count":2,"title":["Cache Coherence in Multiprocessors: A Survey"],"prefix":"10.1016","author":[{"given":"Mazin S.","family":"Yousif","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.J.","family":"Thazhuthaveetil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.R.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0065-2458(08)60546-X_bib1","doi-asserted-by":"crossref","unstructured":"S.V. Adve M.D. Hill, (1990). Weak Ordering\u2013a New Definition. In: Proc. 17th Annual Int'l Symposium on Computer Architecture, 2-14.","DOI":"10.1109\/ISCA.1990.134502"},{"key":"10.1016\/S0065-2458(08)60546-X_bib2","doi-asserted-by":"crossref","unstructured":"A. Agarwal, R. Simoni, and J.L. Hennessy, M. Horowitz, (1988). An Evaluation of Directory Schemes for Cache Coherence. In: Proc. 15th Annual Int'l Symposium on Computer Architecture, 280-289.","DOI":"10.1109\/ISCA.1988.5238"},{"key":"10.1016\/S0065-2458(08)60546-X_bib3","doi-asserted-by":"crossref","unstructured":"A. Agarwal, Lim, B. -H., D. Kranz, J. Kubiatowics (1990). APRIL: A Processor Architecture for Multiprocessing. In: Proc. 17th Annual Int'l Symposium on Computer Architecture, pp. 104-114","DOI":"10.1145\/325164.325119"},{"key":"10.1016\/S0065-2458(08)60546-X_bib4","unstructured":"M.S. Algudady, C.R. Das, and M.J. Thazhuthaveetil, (1990a). A Write-Invalidate Cache Coherence Protocol for MIN-Based Multiprocessors. In: Proc. ISMM Int'l Conference on Parallel and Distributed Computing, and Systems,pp.77-81."},{"key":"10.1016\/S0065-2458(08)60546-X_bib5","doi-asserted-by":"crossref","unstructured":"M.S. Algudady, C.R. Das, M.J. Thazhuthaveetil, (1990b). A Write-Update Cache Coherence Protocol for MIN-Based Multiprocessors with Accessibility-Based Split Caches. In: Proc. Supercomputing 90, pp.544-553.","DOI":"10.1109\/SUPERC.1990.130068"},{"key":"10.1016\/S0065-2458(08)60546-X_bib6","unstructured":"J.K. Archibald The Cache Coherency Problem in Shared Memory Multiprocessors. Technical Report 87-02-06, Department of Computer Science 1987 University of Washington Seattle, WA."},{"key":"10.1016\/S0065-2458(08)60546-X_bib7","doi-asserted-by":"crossref","unstructured":"J.K. Archibald, J.L. Baer, (1984). An Economical Solution to the Cache Coherency Problem. In: Proc. 11th Annual Int'l Symposium on Computer Architecture, 355-362.","DOI":"10.1145\/800015.808205"},{"issue":"4","key":"10.1016\/S0065-2458(08)60546-X_bib8","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model","volume":"4","author":"Archibald","year":"1986","journal-title":"ACM Transactions on Computer Systems"},{"key":"10.1016\/S0065-2458(08)60546-X_bib9","unstructured":"J.L. Baer, C. Girault, (1985). A Petri Net Model for a Solution to the Cache Coherence Problem. In: Proc. 1st Int'l Conference on Supercomputing Systems, 680-689."},{"key":"10.1016\/S0065-2458(08)60546-X_bib10","unstructured":"J.L. Baer W.H. Wang On the Inclusion Properties for Multi-level Cache Hierarchies. Technical Report 87-11-08, Dept. of Computer Science 1987 Univ. of Washington Seattle, WA."},{"key":"10.1016\/S0065-2458(08)60546-X_bib11","unstructured":"J.L. Baer, W.H. Wang, (1987b). Architectural Choices for Multilevel Cache Hierarchies. In: Proc. 1987 Int'l Conference On Parallel Processing, 258-261."},{"key":"10.1016\/S0065-2458(08)60546-X_bib12","unstructured":"L.N. Bhuyan, B. Liu, and I. Ahmed, (1989). Analysis of MIN Based Multiprocessors with Private Cache Memories. In: Proc. 1989 Int'l Conference on Parallel Processing, Vol. I, 51-58."},{"key":"10.1016\/S0065-2458(08)60546-X_bib13","doi-asserted-by":"crossref","unstructured":"R. Bisiani, M. Ravishankar, (1990). PLUS: A Distributed Shared-Memory System. In: Proc. 17th Annual Int'l Symposium on Computer Architecture, 115-124.","DOI":"10.1109\/ISCA.1990.134514"},{"key":"10.1016\/S0065-2458(08)60546-X_bib14","doi-asserted-by":"crossref","unstructured":"P. Bitar, A.M. Despain, (1986). Multiprocessor Cache Synchronization Issues, Innovations, Evolution. In: Proc. 1986 Int'l Conference on Parallel Processing, 424-233.","DOI":"10.1145\/17356.17405"},{"issue":"12","key":"10.1016\/S0065-2458(08)60546-X_bib15","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A New Solution to Coherence Problems in Multicache Systems","volume":"C-27","author":"Censier","year":"1978","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0065-2458(08)60546-X_bib16","unstructured":"C. Chatelain, C. Girault, and S. Haddad, (1986). Specification and Properties of a Cache Coherence Protocol Model. In: Proc. 7th European Workshop on Application and Theory of Petri Nets."},{"key":"10.1016\/S0065-2458(08)60546-X_bib17","doi-asserted-by":"crossref","unstructured":"H. Cheong, A.V. Veidenbaum, (1988a). A Cache Coherence Scheme with Fast Selective Invalidation. In: Proc. 15th Annual Int'l Symposium on Computer Architecture, 299-307.","DOI":"10.1109\/ISCA.1988.5240"},{"key":"10.1016\/S0065-2458(08)60546-X_bib18","unstructured":"H. Cheong, A.V. Veidenbaum, (1988b). Stale Data Detection and Coherence Enforcement Using Flow Analysis. In: Proc. 1988 Int'l Conference on Parallel Processing, Vol. II, 138-145."},{"key":"10.1016\/S0065-2458(08)60546-X_bib19","doi-asserted-by":"crossref","unstructured":"D.F. Cheriton, G.A. Slavenburg, and P.D. Boyle, (1986). Software-controlled Caches in the VMP Multiprocessor. In: Proc. 13th Annual Int'l Symposium on Computer Architecture, 366-374.","DOI":"10.21236\/ADA221699"},{"key":"10.1016\/S0065-2458(08)60546-X_bib20","unstructured":"D.F. Cheriton, A. Gupta, and P.D. Boyle, H.A. Goosen (1988). The VMP Multiprocessor: Initial Experience. Refinements and Performance Evaluation. In: Proc. 15th Annual International Symposium on Computer Architecture, 410-421."},{"key":"10.1016\/S0065-2458(08)60546-X_bib21","unstructured":"C.C. Collier, (1985). Reasoning about Parallel Architecture. Journal of the ACM."},{"key":"10.1016\/S0065-2458(08)60546-X_bib22","unstructured":"R. Cytron, S. Karlovsky, and K.P. McAuliffe, (1988). Automatic Management of Programmable Caches. In: Proc. 1988 Int'l Conference on Parallel Processing, Vol. II, 229-238."},{"key":"10.1016\/S0065-2458(08)60546-X_bib23","doi-asserted-by":"crossref","unstructured":"F. Darema-Rogers, G.F. Pfister, and K. So, (1987). Memory Access Patterns of Parallel Scientific Programs. In: Proc. 1987 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 46-58.","DOI":"10.1145\/29903.29912"},{"key":"10.1016\/S0065-2458(08)60546-X_bib24","doi-asserted-by":"crossref","unstructured":"M. Dubois, C. Scheurich, and F.A. Briggs, (1986). Memory Access Buffering in Multiprocessors. In: Proc. 13th Annual Int'l Symposium on Computer Architecture, 434-442.","DOI":"10.1145\/17356.17406"},{"issue":"2","key":"10.1016\/S0065-2458(08)60546-X_bib25","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/2.15","article-title":"Synchronization, Coherence, and Event Ordering in Multiprocessors","volume":"21","author":"Dubois","year":"1988","journal-title":"IEEE Computer"},{"key":"10.1016\/S0065-2458(08)60546-X_bib26","unstructured":"S.J. Eggers Simulation Analysis of Data Sharing in Shared Memory Multiprocessors. Technical Report UCB\/CSD 89\/501, Department of Computer Science 1989 University of California, Berkeley."},{"key":"10.1016\/S0065-2458(08)60546-X_bib27","doi-asserted-by":"crossref","unstructured":"S.J. Eggers, R.H. Katz, (1989). Evaluating the Performance of Four Snooping cache Coherence Protocols. In: Proc. 16th Annual Int'l Symposium on Computer Architecture, 2-15.","DOI":"10.1109\/ISCA.1989.714519"},{"key":"10.1016\/S0065-2458(08)60546-X_bib28","unstructured":"D.R. Emberson, (1987). A Cache Coherence Management Technique for Hypercube Multiprocessors. In: Proc. 1987 Int'l Conference on Parallel Processing, 262-265."},{"key":"10.1016\/S0065-2458(08)60546-X_bib29","unstructured":"Encore Computer Corp. (1989). Multimax Technical Summary."},{"key":"10.1016\/S0065-2458(08)60546-X_bib30","first-page":"164","article-title":"Tightly Coupled Multiprocessor Systems Speed Memory Access Time.","author":"Frank","year":"1984","journal-title":"Electronics"},{"key":"10.1016\/S0065-2458(08)60546-X_bib31","doi-asserted-by":"crossref","unstructured":"K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, J.L. Hennessy, (1990). Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. In: Proc. 17th Annual Int'l Symposium on Computer Architecture, 15-26.","DOI":"10.1109\/ISCA.1990.134503"},{"key":"10.1016\/S0065-2458(08)60546-X_bib32","doi-asserted-by":"crossref","unstructured":"J. Goodman, (1983). Using Cache Memories to Reduce Processor-Memory Traffic. In: Proc. 10th Annual Int'l Symposium on Computer Architecture, 124-131.","DOI":"10.1145\/800046.801647"},{"issue":"1","key":"10.1016\/S0065-2458(08)60546-X_bib33","first-page":"61","article-title":"Cache Memory Optimization to Reduce Processor\/Memory Traffic","volume":"2","author":"Goodman","year":"1986","journal-title":"Journal of VLSI and Computer Systems"},{"key":"10.1016\/S0065-2458(08)60546-X_bib34","doi-asserted-by":"crossref","unstructured":"J.R. Goodman, P.J. Woest, (1988). The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor. In: Proc. 15th Annual Int'l Symposium on Computer Architecture, 422-431.","DOI":"10.1109\/ISCA.1988.5253"},{"issue":"2","key":"10.1016\/S0065-2458(08)60546-X_bib35","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/TC.1983.1676201","article-title":"The NYU Ultracomputer\u2013Designing an MIMD Shared Memory Parallel Computer","volume":"C-32","author":"Gottlieb","year":"1983","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"10.1016\/S0065-2458(08)60546-X_bib36","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1147\/rd.261.0012","article-title":"IBM 3081 Processor Unit: Design Considerations and Design Process","volume":"26","author":"Gustafson","year":"1982","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/S0065-2458(08)60546-X_bib37","unstructured":"A. Hattori, M. Koshino, and S. Kamamito, (1983) Three-Level Hierarchical Storage System for the FACOM M-380\/382. In: IFIP Proc. of Information Processing, 693-697."},{"key":"10.1016\/S0065-2458(08)60546-X_bib38","doi-asserted-by":"crossref","unstructured":"A.K. Jones, E.F. Gehringer, (1980) Cm* Multiprocessor Project: A Research Review. Technical Report CMU-CS-80-131, Computer Science Dept., Camegie-Mellon Univ.","DOI":"10.21236\/ADA125936"},{"key":"10.1016\/S0065-2458(08)60546-X_bib39","doi-asserted-by":"crossref","unstructured":"A.R. Karlin, L. Manasse, and L. Rudolph, D.D. Sleator, (1986). Competitive Snoopy Caching. In: Proc. of the 27th Annual Symposium on Foundations of Computer Science, 244-254.","DOI":"10.1109\/SFCS.1986.14"},{"key":"10.1016\/S0065-2458(08)60546-X_bib40","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1007\/BF01762111","article-title":"Competitive Snoopy Caching","volume":"3","author":"Karlin","year":"1988","journal-title":"Algorithmica"},{"key":"10.1016\/S0065-2458(08)60546-X_bib41","doi-asserted-by":"crossref","unstructured":"R.H. Katz, S.J. Eggers, D.A. Wood, and C.L. Perkins, R.G. Sheldon, (1985). Implementing a Cache Consistency Protocol. In: Proc. 12th Annual Int'l Symposium on Computer Architecture, 276-283.","DOI":"10.1145\/327070.327237"},{"issue":"9","key":"10.1016\/S0065-2458(08)60546-X_bib42","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/TC.1979.1675439","article-title":"How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs","volume":"C-28","author":"Lamport","year":"1979","journal-title":"IEEE Transactions on Computers"},{"issue":"12","key":"10.1016\/S0065-2458(08)60546-X_bib43","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","article-title":"Access and Alignment of Data in an Array Processor","volume":"C-24","author":"Lawrie","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0065-2458(08)60546-X_bib44","doi-asserted-by":"crossref","unstructured":"R.L. Lee, P.C. Yew, and D.H. Lawrie, (1987). Multiprocessor Cache Design Considerations. In: Proc. 14th Annual Int'l Symposium on Computer Architecture, 253-262.","DOI":"10.1145\/30350.30379"},{"key":"10.1016\/S0065-2458(08)60546-X_bib45","doi-asserted-by":"crossref","unstructured":"D.E. Lenoski, J. Laudon, and K. Charachorloo, A. Gupta, J.L. Hennessy (1990). The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In: Proc. 17th Annual Int'l Symposium on Computer Architecture, 148-159.","DOI":"10.1109\/ISCA.1990.134520"},{"key":"10.1016\/S0065-2458(08)60546-X_bib46","unstructured":"K. Li. R. Schaefer, (1989). A Hypercube Shared Virtual Memory System. In: Proc. 1989 Int'l Conference on Parallel Processing, Vol. I, 125-132."},{"key":"10.1016\/S0065-2458(08)60546-X_bib47","series-title":"NATO Advanced Study Institute on Microarchitecture of VLSI Comput.","article-title":"The DRAGON Computer System: An Early Overview.","author":"McCreight","year":"1984"},{"key":"10.1016\/S0065-2458(08)60546-X_bib48","unstructured":"K.L. McMilan, J. Schwalbe, (1991). Formal Verification of the GIGAMAX Cache Consistency Scheme. In: Proc. ACM Int'l Symposium on Shared Memory Multiprocessing, 242-251."},{"key":"10.1016\/S0065-2458(08)60546-X_bib49","unstructured":"S.L. Min, J.L. Baer (1989). A Timestamp-Based Cache Coherence Scheme. In: Proc. 1989 Int'l Conference on Parallel Processing, Vol. I, 23-32."},{"key":"10.1016\/S0065-2458(08)60546-X_bib50","unstructured":"H.E. Mizrahi, J.L. Baer, and E.D. Lazowska, J. Zahorjan, (1989). Extending the Memory Hierarchy into Multiprocessor Interconnection Networks: A Performance Analysis. In: Proc. 1989 Int'l Conference on Parallel Processing, Vol. I, 41-50."},{"issue":"6","key":"10.1016\/S0065-2458(08)60546-X_bib51","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MC.1987.1663590","article-title":"Multiple-Bus Architecture","volume":"20","author":"Mudge","year":"1987","journal-title":"IEEE Computer"},{"key":"10.1016\/S0065-2458(08)60546-X_bib52","doi-asserted-by":"crossref","unstructured":"S. Owicki, A. Agarwal, (1989). Evaluating the Performance of Software Cache Coherence. In: Proc. 3rd Int'l Conference on Architectural Support for Programming Languages and Operating Systems, 230-242.","DOI":"10.21236\/ADA211164"},{"key":"10.1016\/S0065-2458(08)60546-X_bib53","doi-asserted-by":"crossref","unstructured":"Papamarcos, M., and Patel, J. (1984). A Low Overhead Coherence Solution for Multiprocessors with Private Cache Memories. In: Proc. 11th Annual Int'l Symposium on Computer Architecture, pp. 348-354.","DOI":"10.1145\/800015.808204"},{"key":"10.1016\/S0065-2458(08)60546-X_bib54","unstructured":"Pfister, G. F., Brantley, W. C., George, D. A., Harvey, S. L., Kleinfelder, W. J., McAuliffe, K. P., Melton, E. A., Norton, A., and Weiss, J. (1985). The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture. In: Proc. 1985 Int'l Conference on Parallel Processing, pp. 764-771."},{"key":"10.1016\/S0065-2458(08)60546-X_bib55","unstructured":"Przybylski, S. (1990). The Performance Impact of Block Sizes and Fetch Strategies. In: Proc. 17th Annual Int'l Symposium on Computer Architecture, pp. 160-169."},{"key":"10.1016\/S0065-2458(08)60546-X_bib56","first-page":"219","article-title":"Popular and Parallel","volume":"6","author":"Robinson","year":"1991","journal-title":"Byte"},{"key":"10.1016\/S0065-2458(08)60546-X_bib57","unstructured":"Rostie, E., Smirni, E., Wagner, T. D., Apon, A. W., and Dowdy, L. W. (1993). The KSR1: Experimentation and Modeling of Poststore. In: Proc. 1993 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp. 74-85."},{"key":"10.1016\/S0065-2458(08)60546-X_bib58","doi-asserted-by":"crossref","unstructured":"Rudolph, L., and Segall, Z. (1984). Dynamic Decentralized Cache Schemes for MIMD Parallel Processors. In: Proc. 11th Annual Int'l Symposium on Computer Architecture, pp. 340-347.","DOI":"10.1145\/800015.808203"},{"key":"10.1016\/S0065-2458(08)60546-X_bib59","unstructured":"Sequent Computers Systems, Inc. (1986). Balance Technical Summary."},{"issue":"3","key":"10.1016\/S0065-2458(08)60546-X_bib60","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache Memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Computing Survey"},{"key":"10.1016\/S0065-2458(08)60546-X_bib61","unstructured":"Smith, A. J. (1985). CPU Cache Consistency with Software Support and Using One Time Identifiers. In: Proc. 1985 Pacific Computer Communications, pp. 153-161."},{"issue":"9","key":"10.1016\/S0065-2458(08)60546-X_bib62","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/TC.1987.5009537","article-title":"Line (Block) Size Choice for CPU Cache Memories","volume":"C-36","author":"Smith","year":"1987","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0065-2458(08)60546-X_bib63","unstructured":"Stanford Linear Accelerator Center (1992). Scalable Coherent Interface. Collection of Documents, SCI Working Group, Computation Research Group."},{"key":"10.1016\/S0065-2458(08)60546-X_bib64","unstructured":"Stenstr\u00f6m, P. (1989). A Cache Consistency Protocol for Multiprocessors with Multistage Networks. In: Proc. 16th Annual Int'l Symposium on Computer Architecture, pp. 407-415."},{"issue":"6","key":"10.1016\/S0065-2458(08)60546-X_bib65","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.55497","article-title":"A Survey of Cache Coherence Schemes for Multiprocessors","volume":"23","author":"Stenstr\u00f6m","year":"1990","journal-title":"IEEE Computer"},{"key":"10.1016\/S0065-2458(08)60546-X_bib66","doi-asserted-by":"crossref","unstructured":"Sweazey, P., and Smith, A. J. (1986). A Class of Compatible Cache Consistency Protocols and Their Support by the IEEE Futurebus. In: Proc. 13th Annual Int'l Symposium on Computer Architecture, pp. 414-423.","DOI":"10.1145\/17356.17404"},{"key":"10.1016\/S0065-2458(08)60546-X_bib67","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1145\/359361.359454","article-title":"Implications of Structured Programming for Machine Architecture.","author":"Tanenbaum","year":"1978","journal-title":"Communications of the ACM"},{"key":"10.1016\/S0065-2458(08)60546-X_bib68","doi-asserted-by":"crossref","unstructured":"Tang, C. K. (1976). Cache System Design in the Tightly Coupled Multiprocessor System. In: Proc. 1976 AFIPS National Computing Conference, pp. 749-753.","DOI":"10.1145\/1499799.1499901"},{"issue":"8","key":"10.1016\/S0065-2458(08)60546-X_bib69","doi-asserted-by":"crossref","first-page":"909","DOI":"10.1109\/12.2243","article-title":"Firefly: A Multiprocessor Workstation","volume":"C-37","author":"Thacker","year":"1988","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0065-2458(08)60546-X_bib70","unstructured":"Veidenbaum, A. V. (1986). A Compiler-Assisted Cache Coherence Solution for Multiprocessors. In: Proc. 1986 Int'l Conference on Parallel Processing, pp. 1029-1036."},{"key":"10.1016\/S0065-2458(08)60546-X_bib71","unstructured":"Vernon, M. K., and Holliday, M. A. (1986). Performance Analysis of Multiprocessor Cache Coherency Protocols Using Generalized Timed Petri Nets. In: Proc. 1986 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp. 9-17."},{"key":"10.1016\/S0065-2458(08)60546-X_bib72","unstructured":"Widdoes, L. C., Jr. (1980). The S-I Project: Developing High Performance Digital Computers. In: Digest of Papers, CompCon 1980, pp. 282-291."},{"key":"10.1016\/S0065-2458(08)60546-X_bib73","doi-asserted-by":"crossref","unstructured":"Wilson, A. W., Jr. (1987). Hierarchical Cache\/Bus Architecture for Shared Memory Multiprocessors. In: Proc. 14th Annual Int'l Symposium on Computer Architecture, pp. 244-252.","DOI":"10.1145\/30350.30378"},{"key":"10.1016\/S0065-2458(08)60546-X_bib74","unstructured":"Winsor, D. W., and Mudge, T. N. (1987). Crosspoint Cache Architecture. In: Proc. 1987 Int'l Conference on Parallel Processing, pp. 266-269."},{"key":"10.1016\/S0065-2458(08)60546-X_bib75","unstructured":"Wulf, W. A., and Bell, C. G. (1972). C. mmp\u2013A Multi-mini Processor. In: Proc. 1972 Fall Joint Computer Conference, pp. 765-777."},{"key":"10.1016\/S0065-2458(08)60546-X_bib76","unstructured":"Yang, Q., and Bhuyan, L. N. (1988). A Queueing Network Model for a Cache Coherence protocol on Multiple-Bus Multiprocessors. In: Proc. 1988 Int'l Conference on Parallel Processing, pp. 130-137."},{"issue":"8","key":"10.1016\/S0065-2458(08)60546-X_bib77","doi-asserted-by":"crossref","first-page":"1143","DOI":"10.1109\/12.30868","article-title":"Analysis and Comparison of Cache Coherence Protocols for a Packet-Switched Multiprocessor","volume":"C-38","author":"Yang","year":"1989","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0065-2458(08)60546-X_bib78","unstructured":"Yen, W. C., and Fu, K. S. (1982). Analysis of Multiprocessor Cache Organizations with Alternative Main Memory Update Policies. In: Proc. 8th Annual Int'l Symposium on Computer Architecture, pp. 89-100."},{"issue":"1","key":"10.1016\/S0065-2458(08)60546-X_bib79","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/TC.1985.1676515","article-title":"Data Coherence Problem in a Multicache System","volume":"C-34","author":"Yen","year":"1985","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0065-2458(08)60546-X_bib80","doi-asserted-by":"crossref","unstructured":"Yousif, M. S., Das, C. R., and Thazhuthaveetil, M. J. (1993). A Cache Coherence Protocol for MIN-Based Multiprocessors with Limited Inclusion. In: Proc. 1993 Int'l Conference on Parallel Processing, pp. 254-257.","DOI":"10.1109\/ICPP.1993.13"}],"container-title":["Advances in Computers"],"original-title":[],"language":"en","deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T22:40:45Z","timestamp":1740868845000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S006524580860546X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995]]},"ISBN":["9780120121403"],"references-count":80,"URL":"https:\/\/doi.org\/10.1016\/s0065-2458(08)60546-x","relation":{},"ISSN":["0065-2458"],"issn-type":[{"type":"print","value":"0065-2458"}],"subject":[],"published":{"date-parts":[[1995]]}}}