{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T00:22:11Z","timestamp":1758846131485,"version":"3.44.0"},"reference-count":11,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["01 IR 406 A8","7532.24-2-16"],"award-info":[{"award-number":["01 IR 406 A8","7532.24-2-16"]}],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Computers & Graphics"],"published-print":{"date-parts":[[1997,3]]},"DOI":"10.1016\/s0097-8493(96)00081-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:59:16Z","timestamp":1027637956000},"page":"179-187","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["Latency- and hazard-free volume memory architecture for direct volume rendering"],"prefix":"10.1016","volume":"21","author":[{"given":"M.","family":"De Boer","sequence":"first","affiliation":[]},{"given":"A.","family":"Gr\u00f6pl","sequence":"additional","affiliation":[]},{"given":"J.","family":"Hesser","sequence":"additional","affiliation":[]},{"given":"R.","family":"M\u00e4nner","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1990","author":"Foley","key":"10.1016\/S0097-8493(96)00081-7_BIB1"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB2","series-title":"Proceedings of the 9th Eurographics Workshop on Graphics Hardware","first-page":"103","article-title":"VIRIM: a massively parallel processor for real-time volume visualization in medicine","author":"G\u00fcnther","year":"1994"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB3","series-title":"Proceedings of Eurographic '95","first-page":"C-111","article-title":"Three special-purpose architectures for real-Time volume rendering","author":"Hesser","year":"1995"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB4","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/38.103392","article-title":"The Heidelberg ray tracing model","volume":"11","author":"Meinzer","year":"1991","journal-title":"IEEE Computer Graphics and Applications"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB5","series-title":"Proceedings of SIGGRAPH '94","first-page":"451","article-title":"Fast volume rendering using a shear-warp factorization of the viewing transform","author":"Lacroute","year":"1994"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB6","series-title":"Proceedings of 10th Eurographics Workshop on Graphics Hardware","first-page":"123","article-title":"Towards a scalable architecture for real-time volume rendering","author":"Pfister","year":"1995"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB7","series-title":"Proceedings of the 1994 Symposium on Volume Visualization","first-page":"67","article-title":"A compact volume rendering accelerator","author":"Knittel","year":"1994"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB8","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/6.158636","article-title":"A new year of fast dynamic RAMs","volume":"10","author":"Jones","year":"1992","journal-title":"IEEE Spectrum"},{"key":"10.1016\/S0097-8493(96)00081-7_BIB9","series-title":"Proceedings of the 10th Eurographics Workshop on Graphics Hardware","first-page":"83","article-title":"Design of a fast voxel processor for parallel volume visualization","author":"Lichtermann","year":"1995"},{"year":"1996","key":"10.1016\/S0097-8493(96)00081-7_BIB10","article-title":"Improved Rambus DRAM reduces latency, doubles effective bandwidth"},{"article-title":"MEG, EEG and the integration with magnetic resonance images","year":"1993","author":"Wieringa","key":"10.1016\/S0097-8493(96)00081-7_BIB11"}],"container-title":["Computers & Graphics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0097849396000817?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0097849396000817?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T17:17:56Z","timestamp":1758820676000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0097849396000817"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,3]]},"references-count":11,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997,3]]}},"alternative-id":["S0097849396000817"],"URL":"https:\/\/doi.org\/10.1016\/s0097-8493(96)00081-7","relation":{},"ISSN":["0097-8493"],"issn-type":[{"type":"print","value":"0097-8493"}],"subject":[],"published":{"date-parts":[[1997,3]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Latency- and hazard-free volume memory architecture for direct volume rendering","name":"articletitle","label":"Article Title"},{"value":"Computers & Graphics","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0097-8493(96)00081-7","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1997 Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}]}}