{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T18:49:19Z","timestamp":1648925359077},"reference-count":16,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1997,5,1]],"date-time":"1997-05-01T00:00:00Z","timestamp":862444800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Computer Communications"],"published-print":{"date-parts":[[1997,5]]},"DOI":"10.1016\/s0140-3664(97)00007-8","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T02:56:11Z","timestamp":1027652171000},"page":"197-205","source":"Crossref","is-referenced-by-count":0,"title":["An Architecture for High Availability Multi-user Systems"],"prefix":"10.1016","volume":"20","author":[{"given":"Kee-Wook","family":"Rim","sequence":"first","affiliation":[]},{"given":"Byoung-Joon","family":"Min","sequence":"additional","affiliation":[]},{"given":"Sang-Seok","family":"Shin","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0140-3664(97)00007-8_BIB1","unstructured":"L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, pp. 635\u2013693, 1996."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB2","doi-asserted-by":"crossref","unstructured":"J. Gray and D.P. Siewiorek, High-Availability Computer Systems, WEE Computer, pp. 39\u201348, 1991.","DOI":"10.1109\/2.84898"},{"key":"10.1016\/S0140-3664(97)00007-8_BIB3","unstructured":"J. Gray, Why Do Computers Stop and What Can Be Done About It?, 3rd Symp. on Reliability in Distributed S\/W and DB, pp. 3\u201312, 1986."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB4","doi-asserted-by":"crossref","unstructured":"J.-C. Laprie et al., Definition and Analysis of Hardware and Software Fault-Tolerant Architectures, IEEE Computer (1990) 39\u201351.","DOI":"10.1109\/2.56851"},{"key":"10.1016\/S0140-3664(97)00007-8_BIB5","unstructured":"P.A. Bernstein, Sequoia: A Fault-Tolerant Tightly Coupled Multiprocessor for Transaction Processing, IEEE Computer (1988) 37\u201345."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB6","unstructured":"V. Nelson, Reliability Modeling and General Redundancy Techniques, Chapter 2 of IEEE Computer Society Tutorial Notes, pp. 45\u201367, 1987."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB7","doi-asserted-by":"crossref","unstructured":"D.P. Siewiorek, Fault Tolerance in Commercial Computers, IEEE Computer (1990) 26\u201337.","DOI":"10.1109\/2.56850"},{"key":"10.1016\/S0140-3664(97)00007-8_BIB8","doi-asserted-by":"crossref","unstructured":"C.E Leiserson, Fat-trees: universal networks for hardware-efficient supercomputing, IEEE Trans. Comput., 34 (1985) 892\u2013901.","DOI":"10.1109\/TC.1985.6312192"},{"key":"10.1016\/S0140-3664(97)00007-8_BIB9","unstructured":"B.J. Min, S.S. Shin, K.W. Rim, Design and Analysis of a Multiprocessor System with Extended Fault Tolerance, Proc. of IEEE 5th workshop on FTDCS, pp. 301\u2013307, 1995."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB10","doi-asserted-by":"crossref","unstructured":"R. Horst, TNet: A Reliable System Area Network for 1\/O and IPC, Hot Interconnects II, pp. 96\u2013105, 1994.","DOI":"10.1109\/40.342016"},{"key":"10.1016\/S0140-3664(97)00007-8_BIB11","unstructured":"K. Park, J.S. Halin, W.S. Sim, W.J. Hahn, Design of a 10\u00d710 Crossbar Router, Proc. of ICEIC '95, pp. 475\u2013478, 1995."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB12","unstructured":"W.J,Han, S.H.Yoon, K.W.Rim, Design of the New Parallel Processing Architecture for Commercial Applications, KITE, 33 (5) (1996) 41\u201351."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB13","unstructured":"W. Dally, C.L. Seitz, Deadlock-free message routing in multiprocessor interconnection networks, lEEE Trans. Comput., 36 (1987) 547\u2013553."},{"key":"10.1016\/S0140-3664(97)00007-8_BIB14","doi-asserted-by":"crossref","unstructured":"P. Kermani, L. Kleinrock, Virtual cut-through: A new computer communication switching technique, Computer Networks, 3 (1979) 267\u2013286.","DOI":"10.1016\/0376-5075(79)90032-1"},{"key":"10.1016\/S0140-3664(97)00007-8_BIB15","doi-asserted-by":"crossref","unstructured":"N.S. Bowen, D.K. Pradhan, Processor- and Memory- Based Checkpoint and Rollback Recovery, lEEE Computer, (1993) 22\u201331.","DOI":"10.1109\/2.191981"},{"key":"10.1016\/S0140-3664(97)00007-8_BIB16","unstructured":"S.W.Kim, S.S.Shin, C.H.Won, S.M.Mob, S.H.Yoon, A Processing Node for the SPAX, Proc. of KISS SIG on Computer Systems, pp. 83\u201388, 1996."}],"container-title":["Computer Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0140366497000078?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0140366497000078?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T05:56:31Z","timestamp":1580882191000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0140366497000078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,5]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1997,5]]}},"alternative-id":["S0140366497000078"],"URL":"https:\/\/doi.org\/10.1016\/s0140-3664(97)00007-8","relation":{},"ISSN":["0140-3664"],"issn-type":[{"value":"0140-3664","type":"print"}],"subject":[],"published":{"date-parts":[[1997,5]]}}}