{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:47Z","timestamp":1759146827117},"reference-count":24,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2000,8,1]],"date-time":"2000-08-01T00:00:00Z","timestamp":965088000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2000,8]]},"DOI":"10.1016\/s0141-9331(00)00075-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T20:34:15Z","timestamp":1027629255000},"page":"213-222","source":"Crossref","is-referenced-by-count":9,"title":["MARBLE: an asynchronous on-chip macrocell bus"],"prefix":"10.1016","volume":"24","author":[{"given":"W.J","family":"Bainbridge","sequence":"first","affiliation":[]},{"given":"S.B","family":"Furber","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(00)00075-2_BIB1","unstructured":"AMBA, Advanced Microcontroller Bus Architecture Specification, Rev D, Advanced RISC Machines Ltd. (ARM), April 1997."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB2","unstructured":"AMBA, Advanced Microcontroller Bus Architecture Specification, Rev 2.0, Advanced RISC Machines Ltd. (ARM), May 1999."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB3","unstructured":"DRAFT STANDARD OMI 324: PI-Bus rev 0.3d, Open Microprocessor Systems Initiative (OMI), Siemens AG, Germany, 1994."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB4","unstructured":"The Virtual Socket Interface (VSI) Alliance, URL: http:\/\/www.vsi.org\/."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB5","doi-asserted-by":"crossref","unstructured":"C.E. Molnar, I.W. Jones, W.S. Coates, J.K. Lexau, A FIFO ring performance experiment, Third International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC\u201997, Sun Microsystems Laboratories, April 1997.","DOI":"10.1109\/ASYNC.1997.587181"},{"issue":"2","key":"10.1016\/S0141-9331(00)00075-2_BIB6","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/5.740019","article-title":"Designing asynchronous standby circuits for a low-power pager","volume":"87","author":"Kessels","year":"1999","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB7","doi-asserted-by":"crossref","unstructured":"D.J. Kinniment, B. Gao, Towards asynchronous A\u2013D conversion, Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC\u201998, University of Newcastle upon Tyne, UK, April 1998.","DOI":"10.1109\/ASYNC.1998.666506"},{"issue":"2","key":"10.1016\/S0141-9331(00)00075-2_BIB8","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/5.740018","article-title":"AMULET2e: an asynchronous embedded controller","volume":"87","author":"Furber","year":"1999","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB9","doi-asserted-by":"crossref","unstructured":"S.B. Furber, J.D. Garside, S. Temple, J. Lui, AMULET2e: an asynchronous embedded controller, Third International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC\u201997, 1997.","DOI":"10.1109\/ASYNC.1997.587182"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB10","unstructured":"W.J. Bainbridge, Asynchronous system-on-chip interconnect, PhD thesis, Department of Computer Science, Manchester, UK, 2000."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB11","unstructured":"D.A. Gilbert, Dependency and exception handling in an asynchronous microprocessor, PhD thesis, Department of Computer Science, The University of Manchester, December 1997."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB12","series-title":"Advanced RISC Machines Architecture Reference Manual","author":"Jaggar","year":"1996"},{"issue":"6","key":"10.1016\/S0141-9331(00)00075-2_BIB13","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","article-title":"Micropipelines","volume":"32","author":"Sutherland","year":"1989","journal-title":"Communications of the ACM"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB14","doi-asserted-by":"crossref","unstructured":"P.A. Molina, The design of a delay-insensitive bus architecture using handshake circuits, PhD thesis, Imperial College of Science, Technology and Medicine, University of London, UK, 1997.","DOI":"10.1109\/ASYNC.1997.587169"},{"issue":"2","key":"10.1016\/S0141-9331(00)00075-2_BIB15","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/92.386226","article-title":"Investigations into micropipeline latch design styles","volume":"32","author":"Day","year":"1995","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB16","unstructured":"FUTUREBUS: Specifications for Advanced Microcomputer Backplane Buses, IEEE Computer Society Press, November 1983."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB17","unstructured":"Small Computer System Interface (SCSI), American National Standards Institution, 1986."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB18","series-title":"PCI System Architecture","author":"Shanley","year":"1995"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB19","series-title":"Introduction to VLSI Systems","author":"Mead","year":"1980"},{"issue":"4","key":"10.1016\/S0141-9331(00)00075-2_BIB20","doi-asserted-by":"crossref","first-page":"472","DOI":"10.1109\/92.544412","article-title":"design of the tree arbiter element","volume":"4","author":"Josephs","year":"1996","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB21","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1990"},{"issue":"4","key":"10.1016\/S0141-9331(00)00075-2_BIB22","doi-asserted-by":"crossref","first-page":"385","DOI":"10.1109\/12.588033","article-title":"AMULET1: an asynchronous ARM microprocessor","volume":"46","author":"Woods","year":"1997","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(00)00075-2_BIB23","unstructured":"PowerPC 405GP Has CoreConnect Bus, Microprocessor Report, 13(9) (1999)."},{"key":"10.1016\/S0141-9331(00)00075-2_BIB24","unstructured":"ARM10 Points to Set-Tops, Handhelds, Microprocessor Report, 12(15) (1998)."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933100000752?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933100000752?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,21]],"date-time":"2019-04-21T08:59:20Z","timestamp":1555837160000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933100000752"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,8]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2000,8]]}},"alternative-id":["S0141933100000752"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(00)00075-2","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2000,8]]}}}