{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,6]],"date-time":"2024-12-06T05:08:23Z","timestamp":1733461703829,"version":"3.30.1"},"reference-count":18,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2000,11,1]],"date-time":"2000-11-01T00:00:00Z","timestamp":973036800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2000,11]]},"DOI":"10.1016\/s0141-9331(00)00094-6","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T20:57:54Z","timestamp":1027630674000},"page":"429-436","source":"Crossref","is-referenced-by-count":0,"title":["Utilization of cache area in on-chip multiprocessor"],"prefix":"10.1016","volume":"24","author":[{"given":"Hitoshi","family":"Oi","sequence":"first","affiliation":[]},{"given":"N.","family":"Ranganathan","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/S0141-9331(00)00094-6_BIB1","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/40.491460","article-title":"Mips R10000 superscalar microprocessor","volume":"16","author":"Yeager","year":"1996","journal-title":"IEEE Micro"},{"issue":"9","key":"10.1016\/S0141-9331(00)00094-6_BIB2","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","article-title":"A single-chip multiprocessor","volume":"30","author":"Hammond","year":"1997","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB3","doi-asserted-by":"crossref","unstructured":"K. Farkas, N. Jouppi, P. Chow, Register file considerations in dynamically scheduled processors, Proceedings of International Symposium on High Performance Computer Architecture, February 1996, pp. 40\u201351.","DOI":"10.1109\/HPCA.1996.501172"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB4","doi-asserted-by":"crossref","unstructured":"K. Olukotun et al., The case for a single-chip multiprocessor, Proceedings of Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, ACM Press, New York, October 1996, pp. 2\u201311.","DOI":"10.1145\/237090.237140"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB5","doi-asserted-by":"crossref","unstructured":"M. Takahashi et al., A shared-bus control mechanism and a cache coherence protocol for a high-performance on-chip multiprocessor, Proceedings of International Symposium on High Performance Computer Architecture, February 1997, pp. 314\u2013322.","DOI":"10.1109\/HPCA.1996.501196"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB6","doi-asserted-by":"crossref","unstructured":"T. Yamauchi, L. Hammond and K. Olukotun, A single chip multiprocessor integrated with high density DRAM, Technical Report: CSL-TR-97-731, Stanford University, August 1997.","DOI":"10.1109\/ARVLSI.1997.634862"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB7","doi-asserted-by":"crossref","unstructured":"H. Oi, N. Ranganathan, Utilization of cache area in on-chip multiprocessor, Proceedings of International Symposium on High Performance Computing (ISHPC\u201999), Kyoto, Japan, May 1999, pp. 373\u2013380.","DOI":"10.1007\/BFb0094939"},{"issue":"6","key":"10.1016\/S0141-9331(00)00094-6_BIB8","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/40.641595","article-title":"M32R\/D-integrating DRAM and microprocessor","volume":"17","author":"Nunomura","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB9","doi-asserted-by":"crossref","unstructured":"B.A. Nayfeh, K. Olukotun, J.P. Singh, The impact of shared-cache clustering in small-scale shared-memory multiprocessors, Proceedings of International Symposium on High Performance Computer Architecture, February 1997, pp. 74\u201384.","DOI":"10.1109\/HPCA.1996.501175"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB10","unstructured":"D. Sunada, D. Glasco, M. Flynn, ABSS v2.0: a SPARC simulator, Technical Report: CSL-TR-98-755, Stanford University, April 1998."},{"year":"1987","series-title":"Portable Programs for Parallel Processors","author":"Lusk","key":"10.1016\/S0141-9331(00)00094-6_BIB11"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB12","doi-asserted-by":"crossref","unstructured":"S.C. Woo et al., The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd International Symposium on Computer Architecture, June 1995, pp. 24\u201336.","DOI":"10.1145\/223982.223990"},{"issue":"7","key":"10.1016\/S0141-9331(00)00094-6_BIB13","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/12.256449","article-title":"Cache invalidation patterns in shared-memory multiprocessor","volume":"41","author":"Gupta","year":"1992","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB14","doi-asserted-by":"crossref","unstructured":"A. Saulasbury, T. Wilkinson, J. Carter, An argument for simple COMA, Proceedings of the 22nd International Symposium on Computer Architecture, June 1995, pp. 276\u2013285.","DOI":"10.1109\/HPCA.1995.386535"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB15","doi-asserted-by":"crossref","unstructured":"J. Laudon, D. Lenoski, The SGI origin: a ccNUMA highly scalable server, Proceedings of the 24th International Symposium on Computer Architecture, June 1997, pp. 241\u2013251.","DOI":"10.1145\/264107.264206"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB16","doi-asserted-by":"crossref","unstructured":"Z. Zhang, J. Torrellas, Reducing remote conflict misses: NUMA with remote cache versus COMA, Proceedings of International Symposium on High Performance Computer Architecture, February 1997, pp. 272\u2013281.","DOI":"10.1109\/HPCA.1997.569686"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB17","doi-asserted-by":"crossref","unstructured":"A. Moga, M. Dubois, The effectiveness of SRAM network caches in clustered DSMs, Proceedings of the Fourth International Symposium on High Performance Computer Architecture, February 1998, pp. 103\u2013112.","DOI":"10.1109\/HPCA.1998.650550"},{"key":"10.1016\/S0141-9331(00)00094-6_BIB18","unstructured":"N.P. Jouppi, S.J.E. Wilton, Tradeoffs in two-level on-chip caching, WRL Research Report 93\/3, Digital Equipment Corporation, October 1993."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933100000946?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933100000946?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T10:19:15Z","timestamp":1733393955000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933100000946"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,11]]},"references-count":18,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2000,11]]}},"alternative-id":["S0141933100000946"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(00)00094-6","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2000,11]]}}}