{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:16:31Z","timestamp":1743063391715},"reference-count":30,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[2001,3,1]],"date-time":"2001-03-01T00:00:00Z","timestamp":983404800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2001,3]]},"DOI":"10.1016\/s0141-9331(00)00101-0","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T15:56:10Z","timestamp":1027612570000},"page":"1-18","source":"Crossref","is-referenced-by-count":1,"title":["Design of the Kydon-RISC processor"],"prefix":"10.1016","volume":"25","author":[{"given":"H.Y.","family":"Yang","sequence":"first","affiliation":[]},{"given":"S.J.","family":"Mertoguno","sequence":"additional","affiliation":[]},{"given":"N.G.","family":"Bourbakis","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(00)00101-0_BIB1","doi-asserted-by":"crossref","unstructured":"J.S. Mertoguno, A self-organized, autonomous, multi-layer vision system, PhD Dissertation, EE Department\/AAAI Research Lab, Binghamton University (SUNY), 1995.","DOI":"10.1109\/INBS.1995.404265"},{"issue":"1","key":"10.1016\/S0141-9331(00)00101-0_BIB2","first-page":"43","article-title":"Kydon: an autonomous, multi-layer image-understanding system: lower layers","volume":"9","author":"Bourbakis","year":"1996","journal-title":"J. Engng Appl. AI"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB3","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1006\/jmca.1995.0017","article-title":"Design of the Hermes-RISC processor","volume":"18","author":"Mertoguno","year":"1995","journal-title":"J. Microcomput. Appl."},{"key":"10.1016\/S0141-9331(00)00101-0_BIB4","series-title":"Computer architecture, a Quantitative Approach","author":"Hennesy","year":"1996"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB5","unstructured":"S.J. Siegel, Social aspects of developing emerging technologies: RISC, Master's Thesis, School of Engineering, MIT, 1991."},{"key":"10.1016\/S0141-9331(00)00101-0_BIB6","unstructured":"S.J. Mertoguno, Design and evaluation of two RISC superscalar-pipeline processor, Masters Thesis, EE Department, SUNY Binghamton, May 1992."},{"key":"10.1016\/S0141-9331(00)00101-0_BIB7","first-page":"61","article-title":"RISC takes gold in processor Olympics","volume":"November","author":"Weiss","year":"1996","journal-title":"Comput. Design"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB8","first-page":"95","article-title":"AMD vs superman","volume":"November","author":"Halfhill","year":"1994","journal-title":"BYTE"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1006\/jmca.1993.1001","article-title":"The design of the UAL processor","volume":"16","author":"Bourbakis","year":"1993","journal-title":"J. Microcomput. Appl."},{"key":"10.1016\/S0141-9331(00)00101-0_BIB10","series-title":"Principles of CMOS VLSI Design","author":"Weste","year":"1992"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB11","series-title":"Digital Systems-hardware Organization and Design","author":"Hill","year":"1987"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB12","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/2465.214917","article-title":"Reduced instruction set computers","volume":"28","author":"Patterson","year":"1985","journal-title":"CACM"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB13","series-title":"The Intel Microprocessors 8086\/8088\/80286\/80386-80486-architecture, Programming and Interfacing","author":"Brey","year":"1995"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB14","first-page":"39","article-title":"The MC88200 \u2014 a cache and memory management unit for M88000 RISC processors","volume":"March","author":"Jones","year":"1989","journal-title":"EE"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB15","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MM.1994.363070","article-title":"Resolution of data and control-flow dependency in the Power PC 601","volume":"October","author":"Potter","year":"1994","journal-title":"IEEE Micro"},{"issue":"11","key":"10.1016\/S0141-9331(00)00101-0_BIB17","first-page":"1697","article-title":"A quad-issue, CMOS RISC microprocessor","volume":"31","author":"Gaddis","year":"1996","journal-title":"IEEE J. SSC"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB18","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.127580","article-title":"The MIPS R4000 processor","volume":"April","author":"Mirapuri","year":"1992","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB19","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/40.491460","article-title":"The MIPS R10000 superscalar microprocessor","volume":"April","author":"Yager","year":"1996","journal-title":"IEEE Micro"},{"issue":"11","key":"10.1016\/S0141-9331(00)00101-0_BIB20","first-page":"1675","article-title":"200-MHz RISC processor","volume":"31","author":"Vasseghi","year":"1996","journal-title":"IEEE J. SSC"},{"issue":"2","key":"10.1016\/S0141-9331(00)00101-0_BIB21","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/151220.151226","article-title":"Alpha AXP architecture","volume":"36","author":"Sites","year":"1993","journal-title":"CACM"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB22","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/40.216747","article-title":"The Alpha AXP architecture an 21064 processor","volume":"June","author":"McLellan","year":"1993","journal-title":"IEEE Micro"},{"issue":"11","key":"10.1016\/S0141-9331(00)00101-0_BIB23","first-page":"1203","article-title":"A 300-MHz, 64-bit quad-issue CMOS RISC micro-processor","volume":"31","author":"Benscheider","year":"1995","journal-title":"IEEE J. SSC"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB24","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/40.372349","article-title":"Superscalar instruction execution in the 21164 Alpha microprocessor","author":"Edmondson","year":"1995","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB25","first-page":"105","article-title":"SPARC strikes back","volume":"November","author":"Wayner","year":"1994","journal-title":"BYTE"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB26","first-page":"113","article-title":"Power PC 620 soars","volume":"November","author":"Thompson","year":"1994","journal-title":"BYTE"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB27","first-page":"123","article-title":"T5:Brute force","volume":"November","author":"Halfhill","year":"1994","journal-title":"BYTE"},{"key":"10.1016\/S0141-9331(00)00101-0_BIB28","unstructured":"H.Y. Yang, Kydon system: traffic analysis and RISC processor design, Master Thesis, EE Department, Binghamton University (SUNY), January 1998."},{"issue":"3","key":"10.1016\/S0141-9331(00)00101-0_BIB29","first-page":"263","article-title":"Parallel and multiprocessor vision system architectures","volume":"12","author":"Bourbakis","year":"1998","journal-title":"Int. J. PRAI"},{"issue":"1","key":"10.1016\/S0141-9331(00)00101-0_BIB30","first-page":"45","article-title":"A analytic evaluation of a fully connected multiprocessor structure","volume":"11","author":"Mertoguno","year":"1994","journal-title":"SCS Trans. Comput. Simul."},{"key":"10.1016\/S0141-9331(00)00101-0_BIB31","unstructured":"B. Saha, VLSI implementation of Kydon's processing elements, Master Thesis, Image-Video Lab, Department of EE, SUNY-B, December, 1994."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933100001010?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933100001010?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,21]],"date-time":"2019-04-21T23:23:30Z","timestamp":1555889010000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933100001010"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,3]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2001,3]]}},"alternative-id":["S0141933100001010"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(00)00101-0","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2001,3]]}}}