{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,12]],"date-time":"2024-06-12T13:13:15Z","timestamp":1718197995322},"reference-count":30,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2001,6]]},"DOI":"10.1016\/s0141-9331(01)00111-9","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T18:23:14Z","timestamp":1027621394000},"page":"187-194","source":"Crossref","is-referenced-by-count":4,"title":["An educational tool for testing caches on symmetric multiprocessors"],"prefix":"10.1016","volume":"25","author":[{"given":"Miguel \u00c1ngel","family":"Vega Rodr\u0131\u0301guez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Manuel","family":"S\u00e1nchez P\u00e9rez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan Antonio","family":"G\u00f3mez Pulido","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(01)00111-9_BIB1","unstructured":"A. Agarwal, bigDIRN, ftp:\/\/tracebase.nmsu.edu\/pub\/traces\/mp\/mit\/scheduled\/src\/dirsim\/."},{"issue":"4","key":"10.1016\/S0141-9331(01)00111-9_BIB2","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache coherence protocols: evaluation using a multiprocessor simulation model","volume":"4","author":"Archibald","year":"1986","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB3","doi-asserted-by":"crossref","unstructured":"F. Baskett, T. Jermoluk, D. Solomon, The 4D-MP Graphics Superworkstation: Computing+Graphics=40 MIPS+40 MFLOPS and 100.000 Lighted Polygons per Second, Proceedings of the 33rd IEEE Computer Society International Conference \u2014 COMPCOM, 88, February 1988, pp. 468\u2013471.","DOI":"10.1109\/CMPCON.1988.4913"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB4","unstructured":"K.R. Brafford, Argent Cache Simulator,http:\/\/papi.ee.duke.edu\/argent\/argent.htm."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB5","unstructured":"M.L. C\u00f3rdoba, M.I. Garc\u0131\u0301a, M.L. Rubio, CacheSim: A Cache Simulator for Teaching Memory Hierarchy Behaviour, Proceedings of the Fourth Annual SIGCSE\/SIGCUE, ACM ITiCSE'99 1999."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB6","series-title":"Parallel computer architecture","author":"Culler","year":"1999"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB7","doi-asserted-by":"crossref","unstructured":"F. Darema, A. Karp, P. Teller, Applications Survey Reports-I, IBM RC 12743, May 1987.","DOI":"10.1147\/rd.313.0391"},{"issue":"7","key":"10.1016\/S0141-9331(01)00111-9_BIB8","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/2.596631","article-title":"A cache visualization tool","volume":"30","author":"Deijl","year":"1997","journal-title":"Computer"},{"issue":"5","key":"10.1016\/S0141-9331(01)00111-9_BIB9","doi-asserted-by":"crossref","first-page":"323","DOI":"10.1145\/363095.363141","article-title":"The working set model for program behavior","volume":"11","author":"Denning","year":"1968","journal-title":"Commun. ACM"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB10","unstructured":"J. Edler, M.D. Hill, Dinero IV Trace-Driven Uniprocessor Cache Simulator,http:\/\/external.nj.nec.com\/homepages\/edler\/d4\/."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB11","unstructured":"S. Eggers, Simulation Analysis of Data Sharing in Shared Memory Multiprocessors, PhD Thesis, University of California, Berkeley, Technical Report UCB\/CSD 89\/501, April 1989."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB12","unstructured":"Encore Computer Corp., Multimax Technical Summary, 1986."},{"issue":"2","key":"10.1016\/S0141-9331(01)00111-9_BIB13","article-title":"Cache performance of the SPEC benchmark suite","volume":"3","author":"Gee","year":"1993","journal-title":"IEEE Micro"},{"issue":"4","key":"10.1016\/S0141-9331(01)00111-9_BIB14","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/235688.235690","article-title":"An educational tool for testing hierarchical multilevel Caches","volume":"24","author":"G\u00f3mez","year":"1996","journal-title":"ACM Comput. Archit. News"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB15","series-title":"Computer architecture, A Quantitative Approach","author":"Hennesy","year":"1996"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB16","series-title":"DineroIII Documentation","author":"Hill","year":"1985"},{"issue":"12","key":"10.1016\/S0141-9331(01)00111-9_BIB17","doi-asserted-by":"crossref","first-page":"1612","DOI":"10.1109\/12.40842","article-title":"Evaluating associativity in CPU Caches","volume":"38","author":"Hill","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB18","unstructured":"B.R. Hunt, Acme Cache Simulator, http:\/\/tracebase.nmsu.edu\/~acme\/acs.html, June 1997."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB19","doi-asserted-by":"crossref","unstructured":"E.E. Johnson, J. Ha, PDATS: Lossless Address Trace Compression for Reducing File Size and Access Time, Proc. IEEE International Phoenix Conference on Computers and Communications, April 1994, pp. 213\u2013219.","DOI":"10.1109\/PCCC.1994.504117"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB20","unstructured":"T. Lovett, S. Thakkar, The Symmetry Multiprocessor System, Proc. Int. Conf. Parallel Processing, I, August 1988. pp. 303\u2013331."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB21","unstructured":"E.M. McCreight, The Dragon Computer System: An Early Overview, Technical Report, Xerox Corporation, September 1984."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB22","unstructured":"L. Monier, P. Sindhu, The Architecture of the Dragon, Proc. 30th IEEE Int. Conf., IEEE, February 1985, pp. 118\u2013121."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB23","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1016\/0165-6074(94)90106-6","article-title":"A methodology for evaluating the performance of CISC computer systems under simple and two Cache environments","volume":"July","author":"Obaidat","year":"1994","journal-title":"Microprocessor Microprogramming J."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB24","doi-asserted-by":"crossref","unstructured":"M. Papamarcos, J. Patel, A Low Overhead Coherence Solution for Multiprocessors with Private Cache Memories, Proceedings of the 11th Annual Symposium on Computer Architecture, June 1984, pp. 348\u2013354.","DOI":"10.1145\/800015.808204"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB25","unstructured":"M.A. Rodr\u0131\u0301guez, D. Cascado, L. Mir\u00f3, J.L. Sevillano, F. D\u0131\u0301az, Un Simulador Gr\u00e1fico para la Ense\u00f1anza de Memorias Cach\u00e9, Proc. IV Congreso TAEE, vol. 1, September 2000, pp. 89\u201392."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB26","series-title":"Advanced computer architectures","author":"Sima","year":"1998"},{"key":"10.1016\/S0141-9331(01)00111-9_BIB27","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1145\/381730.381737","article-title":"Bibliography and readings on CPU Cache memories and related topics","author":"Smith","year":"1986","journal-title":"ACM Comput. Archit. News"},{"issue":"9","key":"10.1016\/S0141-9331(01)00111-9_BIB28","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/TC.1987.5009537","article-title":"Line (Block) size choice for CPU Cache memories","volume":"36","author":"Smith","year":"1987","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"10.1016\/S0141-9331(01)00111-9_BIB29","doi-asserted-by":"crossref","first-page":"909","DOI":"10.1109\/12.2243","article-title":"Firefly: a multiprocessor workstation","volume":"37","author":"Thacker","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0141-9331(01)00111-9_BIB30","unstructured":"M.A. Vega, SMPCache, http:\/\/atc.unex.es\/mavega\/SMPCache\/SMPCacheEnglish.htm, February 2001."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001119?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001119?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,23]],"date-time":"2019-04-23T21:24:14Z","timestamp":1556054654000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001119"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,6]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2001,6]]}},"alternative-id":["S0141933101001119"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00111-9","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2001,6]]}}}