{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T12:48:24Z","timestamp":1648730904182},"reference-count":19,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2001,6,1]],"date-time":"2001-06-01T00:00:00Z","timestamp":991353600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2001,6]]},"DOI":"10.1016\/s0141-9331(01)00115-6","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T18:09:00Z","timestamp":1027620540000},"page":"221-229","source":"Crossref","is-referenced-by-count":0,"title":["Performance evaluation for CC-NUMA multiprocessors using an OLTP workload"],"prefix":"10.1016","volume":"25","author":[{"given":"Yongwha","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiecheol","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Won","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kangwoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/S0141-9331(01)00115-6_BIB1","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/12.392846","article-title":"Performance evaluation of the slotted ring multiprocessor","volume":"44","author":"Barroso","year":"1995","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0141-9331(01)00115-6_BIB2","doi-asserted-by":"crossref","unstructured":"L. Barroso, K. Gharachorloo, E. Bugnion, Memory system characterization of commercial workloads, in: Proceedings of the International Symposium on Computer Architecture, 1998.","DOI":"10.1109\/ISCA.1998.694758"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB3","series-title":"Portable Programs for Parallel Processors","author":"Boyle","year":"1987"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB4","doi-asserted-by":"crossref","unstructured":"M. Brorsson, et al., The CacheMire test bench \u2014 a flexible and effective approach for simulation of multiprocessors, in: Proceedings of the International Simulation Symposium, 1993, pp. 41\u201349.","DOI":"10.1109\/SIMSYM.1993.639054"},{"issue":"6","key":"10.1016\/S0141-9331(01)00115-6_BIB5","first-page":"185","article-title":"Main memory database systems: an overview","volume":"4","author":"Garcia-Molina","year":"1992","journal-title":"IEEE Trans. Knowledge Data Engng"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB6","series-title":"The Benchmark Handbook for Database and Transaction Processing Systems","author":"Gray","year":"1993"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB7","series-title":"Evaluation of future transaction processing systems","author":"Hahn","year":"1997"},{"issue":"4","key":"10.1016\/S0141-9331(01)00115-6_BIB8","doi-asserted-by":"crossref","first-page":"301","DOI":"10.4218\/etrij.98.0198.0401","article-title":"Evaluation of a cluster-based system for the OLTP application","volume":"20","author":"Hahn","year":"1998","journal-title":"ETRI J."},{"key":"10.1016\/S0141-9331(01)00115-6_BIB9","doi-asserted-by":"crossref","unstructured":"D. James, The scalable coherent interface: scaling to high-performance systems, in: Proceedings of the COMPCON'94, 1994, pp. 64\u201371.","DOI":"10.1109\/CMPCON.1994.282943"},{"issue":"3","key":"10.1016\/S0141-9331(01)00115-6_BIB10","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/2.121510","article-title":"The Stanford Dash multiprocessor","volume":"25","author":"Lenoski","year":"1992","journal-title":"IEEE Comput."},{"key":"10.1016\/S0141-9331(01)00115-6_BIB11","doi-asserted-by":"crossref","unstructured":"A. Nanda, et al., The design of COMPASS: an execution-driven simulator for commercial applications running on shared-memory multiprocessors, in: Proceedings of the International Parallel Processing Symposium, 1998.","DOI":"10.1109\/IPPS.1998.669963"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB12","doi-asserted-by":"crossref","unstructured":"H. Schwetman, CSIM: a C-based process-oriented simulation language, in: Proceedings of the 1986 Winter Simulation Conference, 1986, pp. 387\u2013396.","DOI":"10.1145\/318242.318464"},{"issue":"1","key":"10.1016\/S0141-9331(01)00115-6_BIB13","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford parallel applications for shared memory","volume":"20","author":"Singh","year":"1992","journal-title":"Comput. Archit. News"},{"issue":"6","key":"10.1016\/S0141-9331(01)00115-6_BIB14","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.55497","article-title":"A survey of cache coherence scheme for multiprocessor","volume":"23","author":"Stenstrom","year":"1990","journal-title":"IEEE Comput."},{"key":"10.1016\/S0141-9331(01)00115-6_BIB15","doi-asserted-by":"crossref","unstructured":"P. Stenstrom, T. Joe, A. Gupta, Comparing performance evaluation of cache-coherent NUMA and COMA architectures, in: Proceedings of the International Symposium on Computer Architecture, 1992, pp. 80\u201391.","DOI":"10.1145\/146628.139705"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB17","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/69.50912","article-title":"The implementation of POSTGRES","volume":"2","author":"Stonebraker","year":"1990","journal-title":"IEEE Trans. Knowledge Data Engng"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB18","doi-asserted-by":"crossref","unstructured":"D. Suggs, R. Reynolds, Constructing multiprocessor workload characterizations, in: Proceedings of the ACM Annual Southeast Conference, 1995, pp. 3\u201312.","DOI":"10.1145\/1122018.1122020"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB19","doi-asserted-by":"crossref","unstructured":"P. Trancoso, et al., The memory performance of DSS commercial workloads, in: Proceedings of the International Symposium on High-Performance Computer Architecture, 1997.","DOI":"10.1109\/HPCA.1997.569680"},{"key":"10.1016\/S0141-9331(01)00115-6_BIB20","doi-asserted-by":"crossref","unstructured":"D. Zucker, M. Flynn, R. Lee, A comparison of hardware prefetching techniques for multimedia benchmarks, in: Proceedings of the International Conference on Multimedia Computing and Systems, 1996.","DOI":"10.1109\/MMCS.1996.534981"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001156?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001156?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T19:31:10Z","timestamp":1579030270000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001156"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,6]]},"references-count":19,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2001,6]]}},"alternative-id":["S0141933101001156"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00115-6","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2001,6]]}}}