{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:27:54Z","timestamp":1742632074494},"reference-count":28,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[2001,8,1]],"date-time":"2001-08-01T00:00:00Z","timestamp":996624000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2001,8]]},"DOI":"10.1016\/s0141-9331(01)00119-3","type":"journal-article","created":{"date-parts":[[2002,10,31]],"date-time":"2002-10-31T19:50:07Z","timestamp":1036093807000},"page":"263-274","source":"Crossref","is-referenced-by-count":16,"title":["Genetic algorithm driven hardware\u2013software partitioning for dynamically reconfigurable embedded systems"],"prefix":"10.1016","volume":"25","author":[{"given":"J.","family":"Harkin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.M.","family":"McGinnity","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.P.","family":"Maguire","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/S0141-9331(01)00119-3_BIB1","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/54.679207","article-title":"Co-design of embedded systems: status and trends","volume":"15","author":"Ernst","year":"1998","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB2","series-title":"Hardware\u2013software Partitioning for Real-time Embedded Systems","volume":"vol. 2 (3\/4)","author":"Hu","year":"1997"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB3","series-title":"Synthesis and Optimisation of Digital Circuits","author":"DeMicheli","year":"1994"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB4","doi-asserted-by":"crossref","unstructured":"S. Jain, M. Balakrishnan, A. Kumar, Speeding up program execution using reconfigurable hardware and a hardware function library, IEEE International Conference on VLSI Design, 1998, pp. 400\u2013405.","DOI":"10.1109\/ICVD.1998.646641"},{"issue":"3","key":"10.1016\/S0141-9331(01)00119-3_BIB5","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/5.558708","article-title":"Hardware software co-design","volume":"85","author":"DeMicheli","year":"1997","journal-title":"Proceedings of IEEE"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB6","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1007\/3-540-60294-1_136","article-title":"Implementation approaches for reconfigurable logic applications","author":"Hutchings","year":"1995","journal-title":"Field Programmable Logic and Applications"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB7","unstructured":"M.J. Wirthlin, Improving functional density through run-time circuit reconfiguration, Brigham Young University, Electrical and Computer Engineering Department, PhD thesis, 1997."},{"issue":"4","key":"10.1016\/S0141-9331(01)00119-3_BIB8","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/92.805749","article-title":"Partitioning and pipelining for performance-constrained hardware\/software systems","volume":"7","author":"Bakshi","year":"1999","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB9","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1994.315586","article-title":"A case study on hardware\/software partitioning","author":"Jantsch","year":"1994","journal-title":"IEEE Field Programmable Custom Computing Machines"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB10","doi-asserted-by":"crossref","unstructured":"A.V. Chichkov, C.B. Almieda, An hardware\u2013software partitioning algorithm for custom computing machines, Seventh International Workshop on Field Programmable Logic, 1997, pp. 274\u2013283.","DOI":"10.1007\/3-540-63465-7_232"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB11","doi-asserted-by":"crossref","unstructured":"V. Srinivasan, S. Radhakrishnan, R. Vemuri, Hardware software partitioning with integrated hardware design space exploration, Proceedings of the Design, Automation and Test in Europe Conference, 1998, pp. 28\u201335.","DOI":"10.1109\/DATE.1998.655833"},{"issue":"3","key":"10.1016\/S0141-9331(01)00119-3_BIB12","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1049\/ip-cdt:19981972","article-title":"Evolutionary approach to hardware\/software partitioning","volume":"145","author":"Hu","year":"1998","journal-title":"IEE Proceedings of Computers and Digital Techniques"},{"issue":"3","key":"10.1016\/S0141-9331(01)00119-3_BIB13","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1016\/0141-9331(95)01074-2","article-title":"A practical hardware architecture to support software acceleration","volume":"20","author":"Edwards","year":"1996","journal-title":"Microprocessor and Microsystems"},{"issue":"8","key":"10.1016\/S0141-9331(01)00119-3_BIB14","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/2.707618","article-title":"Model based co-design","volume":"31","author":"Schulz","year":"1998","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB15","doi-asserted-by":"crossref","unstructured":"K.S. Chatha, R. Vemuri, Hardware\u2013software co-design for dynamically reconfigurable architectures, International Workshop on Field Programmable Logic and Applications, 1999, pp. 175\u2013184.","DOI":"10.1007\/978-3-540-48302-1_18"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB16","doi-asserted-by":"crossref","unstructured":"B.P. Dave, CRUSADE: Hardware\/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems, Proceedings of the Design, Automation and Test in Europe Conference, 1999, pp. 97\u2013104.","DOI":"10.1109\/DATE.1999.761103"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB17","doi-asserted-by":"crossref","unstructured":"J. Fleischmann, K. Buchenrieder, R. Kress, Co-design of embedded systems based on Java and reconfigurable hardware components, Proceedings of the Design, Automation and Test in Europe Conference, 1999, pp. 768\u2013769.","DOI":"10.1145\/307418.307466"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB18","doi-asserted-by":"crossref","unstructured":"J. Fleischmann, K. Buchenrieder, R. Kress, A hardware\/software prototyping environment for dynamically reconfigurable embedded systems, Sixth International Workshop on Hardware\/software co-design, 1998, pp. 105\u2013109.","DOI":"10.1109\/HSC.1998.666246"},{"issue":"6","key":"10.1016\/S0141-9331(01)00119-3_BIB19","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1049\/ip-cdt:20000871","article-title":"methodology for dynamically reconfigurable embedded systems","volume":"147","author":"Harkin","year":"2000","journal-title":"IEE Computers and Digital Techniques"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB20","article-title":"Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms","author":"Harkin","year":"2000","journal-title":"IEEE Field Programmable Custom Computing Machines"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB21","series-title":"Genetic Algorithms in Search, Optimisation and Machine Learning","author":"Goldberg","year":"1989"},{"issue":"3","key":"10.1016\/S0141-9331(01)00119-3_BIB22","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1145\/175247.175259","article-title":"Genetic and evolutionary algorithms come of age","volume":"37","author":"Goldberg","year":"1993","journal-title":"ACM Communications"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB23","series-title":"Genetic Algorithms+Data Structures=Evolution Programs","author":"Michalewicz","year":"1996"},{"issue":"1","key":"10.1016\/S0141-9331(01)00119-3_BIB24","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/54.655185","article-title":"Scheduling for embedded real-time systems","volume":"15","author":"Balarin","year":"1998","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB25","series-title":"Discrete-Time Processing of Speech Signals","author":"Deller","year":"1987"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB26","series-title":"Algorithms for Image Processing and Computer Vision","author":"Parker","year":"1997"},{"key":"10.1016\/S0141-9331(01)00119-3_BIB27","unstructured":"Xilinx XC6216 Data Sheet, Version 1.10, Xilinx Corporation, USA, 1996."},{"key":"10.1016\/S0141-9331(01)00119-3_BIB28","series-title":"The intrinsic evolution of virtex devices through Internet reconfigurable logic","author":"Hollingworth","year":"2000"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001193?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001193?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,11]],"date-time":"2020-01-11T22:15:37Z","timestamp":1578780937000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001193"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,8]]},"references-count":28,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2001,8]]}},"alternative-id":["S0141933101001193"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00119-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2001,8]]}}}