{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T15:54:34Z","timestamp":1648914874544},"reference-count":21,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[2001,10,1]],"date-time":"2001-10-01T00:00:00Z","timestamp":1001894400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2001,10]]},"DOI":"10.1016\/s0141-9331(01)00125-9","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T12:51:33Z","timestamp":1027601493000},"page":"329-342","source":"Crossref","is-referenced-by-count":1,"title":["Aggressive superpage support with the shadow memory and the partial-subblock TLB"],"prefix":"10.1016","volume":"25","author":[{"given":"Cheol Ho","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daeyeon","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(01)00125-9_BIB1","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1145\/356571.356573","article-title":"Virtual memory","volume":"2","author":"Denning","year":"1970","journal-title":"Computing Surveys"},{"issue":"3","key":"10.1016\/S0141-9331(01)00125-9_BIB2","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"Computing Surveys"},{"issue":"2","key":"10.1016\/S0141-9331(01)00125-9_BIB3","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/40.52948","article-title":"Microprocessor memory management units","volume":"10","author":"Milenkovic","year":"1990","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB4","series-title":"Computer Architecture A Quantitative Approach","author":"Hennessy","year":"1990"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB5","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1145\/146628.139708","article-title":"A simulation based study of TLB performance","author":"Chen","year":"1992","journal-title":"Proceedings of the 19th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB6","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1109\/ISCA.1992.753337","article-title":"Tradeoffs in supporting two page sizes","author":"Talluri","year":"1992","journal-title":"Proceedings of the 19th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB7","first-page":"171","article-title":"Surpassing the TLB performance of superpages with less operating system support","author":"Talluri","year":"1994","journal-title":"Proceedings of the 6th Symposium on Architectural Support for Programming Languages and Operating Systems"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB8","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1145\/279361.279388","article-title":"Increasing TLB reach using superpages backed by shadow memory","author":"Swanson","year":"1998","journal-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB9","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1145\/335231.335249","article-title":"Boosting superpage utilization with the shadow memory and the partial-subblock TLB","author":"Park","year":"2000","journal-title":"International Conference on Supercomputing"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB10","unstructured":"SPARC International Inc, The SPARC Architecture Manual, Version 8, 1991."},{"key":"10.1016\/S0141-9331(01)00125-9_BIB11","series-title":"MIPS RISC Architecture","author":"Kane","year":"1992"},{"issue":"2","key":"10.1016\/S0141-9331(01)00125-9_BIB12","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/151220.151226","article-title":"Alpha AXP architecture","volume":"36","author":"Sites","year":"1992","journal-title":"Communications of the ACM"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB13","series-title":"PowerPC System Architecture","author":"Shanley","year":"1995"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB14","unstructured":"Intel Inc., Intel Architecture Software Developer's Manual, 1997."},{"issue":"6","key":"10.1016\/S0141-9331(01)00125-9_BIB15","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/2.386984","article-title":"Interrupt processing in concurrent processors","volume":"28","author":"Walker","year":"1995","journal-title":"IEEE Computer"},{"issue":"5","key":"10.1016\/S0141-9331(01)00125-9_BIB16","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1109\/12.4607","article-title":"Implementing precise interrupts in pipelined processors","volume":"37","author":"Smith","year":"1988","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"10.1016\/S0141-9331(01)00125-9_BIB17","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/4.68123","article-title":"An area model for on-chip memories and its application","volume":"26","author":"Mulder","year":"1991","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB18","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"Woo","year":"1995","journal-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture"},{"issue":"1","key":"10.1016\/S0141-9331(01)00125-9_BIB19","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1007\/BF00162341","article-title":"FFTs in external or hierarchical memory","volume":"4","author":"Bailey","year":"1990","journal-title":"Journal of Supercomputing"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB20","series-title":"The Evaluation of Potential Fields in Particle Systems","author":"Greengard","year":"1987"},{"key":"10.1016\/S0141-9331(01)00125-9_BIB21","first-page":"201","article-title":"Page replacement and reference bit emulation in Mach","author":"Draves","year":"1991","journal-title":"Proceedings of the Second USENIX Mach Symposium"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001259?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001259?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T10:57:02Z","timestamp":1556189822000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001259"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001,10]]},"references-count":21,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2001,10]]}},"alternative-id":["S0141933101001259"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00125-9","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2001,10]]}}}