{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,4]],"date-time":"2024-12-04T05:26:23Z","timestamp":1733289983668,"version":"3.30.1"},"reference-count":19,"publisher":"Elsevier BV","issue":"9-10","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,1]]},"DOI":"10.1016\/s0141-9331(01)00137-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T10:27:46Z","timestamp":1027592866000},"page":"437-447","source":"Crossref","is-referenced-by-count":0,"title":["Decoupling of data and tag arrays for on-chip caches"],"prefix":"10.1016","volume":"25","author":[{"given":"Tien-Fu","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Min","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"doi-asserted-by":"crossref","unstructured":"A. Agarwal, S.D. Pudar, Column-associative caches: a technique for reducing the miss rate of direct-mapped caches, Proceedings of the 20th Annual International Symposium on Computer Architecture, 1993, pp. 179\u2013190.","key":"10.1016\/S0141-9331(01)00137-5_BIB1","DOI":"10.1145\/165123.165153"},{"key":"10.1016\/S0141-9331(01)00137-5_BIB2","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1016\/0743-7315(89)90001-4","article-title":"Multi-level cache hierarchies: organizations, protocols and performance","author":"Baer","year":"1989","journal-title":"Journal of Parallel and Distributed Computing"},{"doi-asserted-by":"crossref","unstructured":"B. Calder, D. Grunwald, Next cache line and set prediction, Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 287\u2013296.","key":"10.1016\/S0141-9331(01)00137-5_BIB3","DOI":"10.1145\/223982.224439"},{"unstructured":"T.-F. Chen, Multi-level exclusive caches for on-chip multiprocessors, Technical Report, National Chung Cheng University, June 1998.","key":"10.1016\/S0141-9331(01)00137-5_BIB4"},{"key":"10.1016\/S0141-9331(01)00137-5_BIB5","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/40.229711","article-title":"Cache performance of the spec92 benchmark suite","volume":"13","author":"Gee","year":"1993","journal-title":"IEEE Micro"},{"doi-asserted-by":"crossref","unstructured":"T.S. Hwang, Q. Yang, Cat-caching address tags: a technique for reducing area cost for on-chip caches, Proceedings of the 22nd Annual International Symposium on Computer Architecture, September 1995, pp. 381\u2013390.","key":"10.1016\/S0141-9331(01)00137-5_BIB6","DOI":"10.1109\/ISCA.1995.524577"},{"doi-asserted-by":"crossref","unstructured":"T. Juan, T. Lang, J.J. Navarro, The difference-bit cache, Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996, pp. 114\u2013120.","key":"10.1016\/S0141-9331(01)00137-5_BIB7","DOI":"10.1145\/232973.232986"},{"doi-asserted-by":"crossref","unstructured":"M.B. Kamble, K. Ghose, Energy-efficiency of VLSI caches: a comparative study, Proceedings of the 10th International Conference on VLSI Design, 1996, pp. 261\u2013267.","key":"10.1016\/S0141-9331(01)00137-5_BIB8","DOI":"10.1109\/ICVD.1997.568087"},{"issue":"2","key":"10.1016\/S0141-9331(01)00137-5_BIB9","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/92.285748","article-title":"Partial address directory for cache access","volume":"2","author":"Liu","year":"1994","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"doi-asserted-by":"crossref","unstructured":"J.-K. Peir, W.W. Hsu, H. Young, S. Ong, Improving cache performance with balanced tag and data paths, Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996, pp. 268\u2013278.","key":"10.1016\/S0141-9331(01)00137-5_BIB10","DOI":"10.1145\/237090.237202"},{"doi-asserted-by":"crossref","unstructured":"J.-K. Peir, Y. Lee, W.W. Hsu, Capturing dynamic memory reference behavior with adaptive cache topology, Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998, pp. 240\u2013250.","key":"10.1016\/S0141-9331(01)00137-5_BIB11","DOI":"10.1145\/291069.291053"},{"issue":"2","key":"10.1016\/S0141-9331(01)00137-5_BIB12","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/4.68123","article-title":"An area model for on-chip memories and its application","volume":"26","author":"Mulder","year":"1991","journal-title":"Journal of Solid-State Circuits"},{"key":"10.1016\/S0141-9331(01)00137-5_BIB13","doi-asserted-by":"crossref","first-page":"1147","DOI":"10.1109\/4.148323","article-title":"An analytical access time model for on-chip cache memories","author":"Wada","year":"1992","journal-title":"IEEE Journal of Solid-State Circuit"},{"doi-asserted-by":"crossref","unstructured":"A. Seznec, Decoupled sectored caches: conciliating low tag implementation cost and low miss ratio, Proceedings of the 21st Annual International Symposium on Computer Architecture, April 1994, pp. 384\u2013393.","key":"10.1016\/S0141-9331(01)00137-5_BIB14","DOI":"10.1109\/ISCA.1994.288133"},{"key":"10.1016\/S0141-9331(01)00137-5_BIB15","first-page":"210","article-title":"Decoupled sectored caches","volume":"February","author":"Seznec","year":"1997","journal-title":"Computer"},{"doi-asserted-by":"crossref","unstructured":"A. Seznec, DASC cache, Proceedings of the 1st International Symposium of High-Performance Computer Architecture, January 1995, pp. 134\u2013143.","key":"10.1016\/S0141-9331(01)00137-5_BIB16","DOI":"10.1109\/HPCA.1995.386548"},{"doi-asserted-by":"crossref","unstructured":"A. Srivastava, A. Eustace, Atom: a system for building customized program analysis tools, 1994 Programming Language Design and Implementation, February 1994, pp. 196\u2013205.","key":"10.1016\/S0141-9331(01)00137-5_BIB17","DOI":"10.1145\/178243.178260"},{"unstructured":"S.J.E. Wilton, N.P. Jouppi, An enhanced access and cycle time model for on-chip caches, Technical Report, DEC Western Research Lab, May 1993.","key":"10.1016\/S0141-9331(01)00137-5_BIB18"},{"key":"10.1016\/S0141-9331(01)00137-5_BIB19","article-title":"Two fast and high-associativity cache schemes","volume":"Sep\/Oct","author":"Zhang","year":"1997","journal-title":"IEEE Micro"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001375?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001375?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T16:29:57Z","timestamp":1733243397000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001375"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,1]]},"references-count":19,"journal-issue":{"issue":"9-10","published-print":{"date-parts":[[2002,1]]}},"alternative-id":["S0141933101001375"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00137-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2002,1]]}}}