{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T17:28:57Z","timestamp":1648747737580},"reference-count":20,"publisher":"Elsevier BV","issue":"9-10","license":[{"start":{"date-parts":[[2002,1,1]],"date-time":"2002-01-01T00:00:00Z","timestamp":1009843200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,1]]},"DOI":"10.1016\/s0141-9331(01)00140-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T10:27:46Z","timestamp":1027592866000},"page":"469-482","source":"Crossref","is-referenced-by-count":5,"title":["Evaluating the impact of reissued instructions on data speculative processor performance"],"prefix":"10.1016","volume":"25","author":[{"given":"Toshinori","family":"Sato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(01)00140-5_BIB1","doi-asserted-by":"crossref","DOI":"10.1145\/268806.268810","article-title":"The SimpleScalar tool set, version 2.0","volume":"25","author":"Burger","year":"1997","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB2","unstructured":"F. Gabbay, Speculative execution based on value prediction, Technical Report #1080, Department of Electrical Engineering, Technion, 1996."},{"key":"10.1016\/S0141-9331(01)00140-5_BIB3","doi-asserted-by":"crossref","unstructured":"F. Gabbay, A. Mendelson, The effect of instruction fetch bandwidth on value prediction, in: 25th International Symposium on Computer Architecture, 1998.","DOI":"10.1109\/ISCA.1998.694787"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB4","doi-asserted-by":"crossref","unstructured":"J. Gonzalez, A. Gonzalez, Speculative execution via address prediction and data prefetching, in: 11th International Conference on Supercomputing, 1997.","DOI":"10.1145\/263580.263631"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB5","doi-asserted-by":"crossref","unstructured":"J. Gonzalez, A. Gonzalez, The potential of data value speculation to boost ILP, in: 12th International Conference on Supercomputing, 1998.","DOI":"10.1145\/277830.277840"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB6","doi-asserted-by":"crossref","unstructured":"S. Jourdan, P. Sainrat, D. Litaize, Exploring configuration of functional units in an out-of-order superscalar processor, in: 22nd International Symposium on Computer Architecture, 1995.","DOI":"10.1145\/223982.224366"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB7","doi-asserted-by":"crossref","unstructured":"M.H. Lipasti, C.B. Wilkerson, J.P. Shen, Value locality and load value prediction, in: International Conference on Architectural Support for Programming Languages and Operation Systems VII, 1996.","DOI":"10.1145\/237090.237173"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB8","doi-asserted-by":"crossref","unstructured":"G. Reinman, B. Calder, Predictive techniques for aggressive load speculation, in: 31st International Symposium on Microarchitecture, 1998.","DOI":"10.1109\/MICRO.1998.742775"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB9","doi-asserted-by":"crossref","unstructured":"E. Rotenberg, Q. Jacobson, Y. Sazeides, J. Smith, Trace processors, in: 30th International Symposium on Microarchitecture, 1997.","DOI":"10.1109\/MICRO.1997.645805"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB10","unstructured":"T. Sato, Analyzing overhead of reissued instructions on data speculative processors, in: Workshop on Performance Analysis and its Impact on Design held in conjunction with 25th International Symposium on Computer Architecture, 1998."},{"key":"10.1016\/S0141-9331(01)00140-5_BIB11","doi-asserted-by":"crossref","unstructured":"T. Sato, Data dependence speculation using data address prediction and its enhancement with instruction reissue, in: Euromicro'98 Conference, Workshop on Digital System Design: Architectures, Methods and Tools, 1998.","DOI":"10.1109\/EURMIC.1998.711812"},{"issue":"9","key":"10.1016\/S0141-9331(01)00140-5_BIB12","article-title":"A microprocessor architecture utilizing histories of dynamic sequences saved in distributed memories","volume":"E81-C","author":"Sato","year":"1998","journal-title":"IEICE Transactions on Electronics"},{"issue":"3","key":"10.1016\/S0141-9331(01)00140-5_BIB13","doi-asserted-by":"crossref","DOI":"10.1142\/S0129053399000156","article-title":"A simulation study of combining load value and address predictors","volume":"10","author":"Sato","year":"1999","journal-title":"International Journal of High Speed Computing"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB14","doi-asserted-by":"crossref","unstructured":"T. Sato, I. Arita, Comprehensive evaluation of an instruction reissue mechanism, in: 5th International Symposium on Parallel Architectures, Algorithms and Networks, 2000.","DOI":"10.1109\/ISPAN.2000.900265"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB15","doi-asserted-by":"crossref","unstructured":"Y. Sazeides, J.E. Smith, The predictability of data value, in: 30th International Symposium on Microarchitecture, 1997.","DOI":"10.1109\/MICRO.1997.645815"},{"issue":"3","key":"10.1016\/S0141-9331(01)00140-5_BIB16","doi-asserted-by":"crossref","DOI":"10.1109\/12.48865","article-title":"Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers","volume":"39","author":"Sohi","year":"1990","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB17","doi-asserted-by":"crossref","unstructured":"D.M. Tullsen, J.S. Seng, Strageless value prediction using prior register values, in: 26th International Symposium on Computer Architecture, 1999.","DOI":"10.1145\/307338.301002"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB18","doi-asserted-by":"crossref","unstructured":"G. Tyson, T.M. Austin, Improving the accuracy and performance of memory communication through renaming, in: 30th International Symposium on Microarchitecture, 1997.","DOI":"10.1109\/MICRO.1997.645812"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB19","doi-asserted-by":"crossref","unstructured":"R. Uhlig, D. Nagle, T. Mudge, S. Sechrest, J. Emer, Instruction fetching: coping with code bloat, in: 22nd International Symposium on Computer Architecture, 1995.","DOI":"10.1145\/223982.224445"},{"key":"10.1016\/S0141-9331(01)00140-5_BIB20","doi-asserted-by":"crossref","unstructured":"K. Wang, M. Franklin, Highly accurate data value prediction using hybrid predictors, in: 30th International Symposium on Microarchitecture, 1997.","DOI":"10.1109\/MICRO.1997.645819"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001405?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001405?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T03:04:19Z","timestamp":1578452659000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001405"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,1]]},"references-count":20,"journal-issue":{"issue":"9-10","published-print":{"date-parts":[[2002,1]]}},"alternative-id":["S0141933101001405"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00140-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2002,1]]}}}