{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T23:30:42Z","timestamp":1648855842180},"reference-count":20,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2002,3,1]],"date-time":"2002-03-01T00:00:00Z","timestamp":1014940800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,3]]},"DOI":"10.1016\/s0141-9331(01)00146-6","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T22:58:33Z","timestamp":1034636313000},"page":"51-61","source":"Crossref","is-referenced-by-count":1,"title":["A performance evaluation of cache injection in bus-based shared memory multiprocessors"],"prefix":"10.1016","volume":"26","author":[{"given":"Aleksandar","family":"Milenkovic","sequence":"first","affiliation":[]},{"given":"Veljko","family":"Milutinovic","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(01)00146-6_BIB1","doi-asserted-by":"crossref","first-page":"456","DOI":"10.1109\/5.747866","article-title":"Producer\u2013consumer communication in distributed shared memory multiprocessors","volume":"87","author":"Byrd","year":"1999","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB2","series-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler","year":"1998"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB3","doi-asserted-by":"crossref","unstructured":"F. Dahlgren, Boosting the performance of hybrid snooping cache protocols, Proceedings of the 22nd ISCA, June 1995, pp. 60\u201369.","DOI":"10.1145\/223982.223998"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB4","unstructured":"F. Dahlgren, J. Skeppstedt, P. Stenstrom, Effectiveness of hardware-based and compiler-controlled snooping cache protocol extensions, Proceedings of the HiPC, December 1995, pp. 87\u201392."},{"issue":"12","key":"10.1016\/S0141-9331(01)00146-6_BIB5","doi-asserted-by":"crossref","first-page":"1250","DOI":"10.1109\/71.553274","article-title":"Data forwarding in scaleable shared memory multiprocessors","volume":"7","author":"Koufaty","year":"1996","journal-title":"IEEE Transactions on Parallel and Distributed Technology"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB6","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford DASH multiprocessor","volume":"March","author":"Lenoski","year":"1992","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB7","first-page":"68","article-title":"Limes: a multiprocessor simulation environment","volume":"March","author":"Magdic","year":"1997","journal-title":"TCCA Newsletter"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB8","series-title":"Lazy prefetching","volume":"vol. 7","author":"Milenkovic","year":"1998"},{"issue":"3","key":"10.1016\/S0141-9331(01)00146-6_BIB9","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/4434.865891","article-title":"Achieving high performance in bus-based shared memory multiprocessors","volume":"8","author":"Milenkovic","year":"2000","journal-title":"IEEE Concurrency"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB10","unstructured":"T. Mowry, Tolerating latency through software-controlled data prefetching, PhD Thesis, Stanford University, 1994."},{"key":"10.1016\/S0141-9331(01)00146-6_BIB11","doi-asserted-by":"crossref","unstructured":"T. Mowry, C. Luk, Predicting data cache misses in non-numeric applications through correlation profiling, Proceedings of the 30th Micro, December 1997, pp. 314\u2013320.","DOI":"10.1109\/MICRO.1997.645827"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB12","series-title":"Distributed Shared Memory: Concepts and Systems","author":"Protic","year":"1998"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB13","doi-asserted-by":"crossref","unstructured":"U. Ramachandran, G. Shah, A. Sivasubramaniam, A. Singla, I. Yanasak, Architectural mechanisms for explicit communication in shared memory multiprocessors, Proceedings of the Supercomputing'95, 2, 1995, pp. 1737\u20131775.","DOI":"10.1145\/224170.224399"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB14","doi-asserted-by":"crossref","unstructured":"P. Ranganathan, V. Pai, H. Abdel-Shafi, S. Adve, The interaction of software prefetching with ILP processors in shared-memory multiprocessors, Proceedings of the 24th ISCA, June 1997, pp. 144\u2013156.","DOI":"10.1145\/384286.264158"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB15","unstructured":"H.A. Shafi, J. Hall, S. Adve, V. Adve, An evaluation of fine-grain producer initiated communication in cache-coherent multiprocessors, Proceedings of the third HPCA, February 1997, pp. 204\u2013215."},{"key":"10.1016\/S0141-9331(01)00146-6_BIB16","doi-asserted-by":"crossref","unstructured":"J. Skeppstedt, P. Stenstrom, A compiler algorithm that reduces read latency in ownership-based cache coherence protocols, Proceedings of the PACT'95, IEEE Computer Society Press, June 1995, pp. 69\u201378.","DOI":"10.1145\/195473.195572"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB17","doi-asserted-by":"crossref","unstructured":"P. Trancoso, J. Torrellas, The impact of speeding up critical sections with data prefetching and forwarding, Proceedings of the 25th ICPP, vol. 3, IEEE Computer Society Press, 1996, pp. 79\u201386.","DOI":"10.1109\/ICPP.1996.538562"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB18","unstructured":"D. Tullsen, S. Eggers, Limitations on cache prefetching on a bus-based multiprocessor, Proceedings of the 20th ISCA, June 1995, pp. 392\u2013403."},{"issue":"1","key":"10.1016\/S0141-9331(01)00146-6_BIB19","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1145\/200912.201006","article-title":"Effective cache prefetching on bus-based multiprocessors","volume":"13","author":"Tullsen","year":"1995","journal-title":"ACM Transactions on Computer Systems"},{"key":"10.1016\/S0141-9331(01)00146-6_BIB20","doi-asserted-by":"crossref","unstructured":"S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The splash-2 programs: characterization and methodological considerations, Proceedings of the 22nd ISCA, June 1995, pp. 24\u201336.","DOI":"10.1145\/223982.223990"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001466?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001466?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T04:54:50Z","timestamp":1620104090000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001466"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,3]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,3]]}},"alternative-id":["S0141933101001466"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00146-6","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2002,3]]}}}