{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T00:54:56Z","timestamp":1648947296558},"reference-count":12,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2002,3,1]],"date-time":"2002-03-01T00:00:00Z","timestamp":1014940800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,3]]},"DOI":"10.1016\/s0141-9331(01)00147-8","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T18:58:33Z","timestamp":1034621913000},"page":"63-76","source":"Crossref","is-referenced-by-count":3,"title":["Performance analysis of a selectively compressed memory system"],"prefix":"10.1016","volume":"26","author":[{"given":"Jang-Soo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Shin-Dug","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Charles","family":"Weems","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(01)00147-8_BIB1","doi-asserted-by":"crossref","unstructured":"B. Abali, H. Franke, X. Shen, D.E. Poff, T.B. Smith, Performance of hardware compressed main memory, Proceedings of the Seventh International Symposium on High-Performance Computer Architecture, January 2001, pp. 73\u201381.","DOI":"10.1109\/HPCA.2001.903253"},{"key":"10.1016\/S0141-9331(01)00147-8_BIB2","doi-asserted-by":"crossref","unstructured":"D. Burger, J.R. Goodman, A. Kagi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd International Symposium on Computer Architecture, May 1996, pp. 79\u201390.","DOI":"10.1145\/232973.232983"},{"key":"10.1016\/S0141-9331(01)00147-8_BIB3","unstructured":"F. Douglis, The compression cache: using on-line compression to extend physical memory, Proceedings of the Winter USENIX Conference, January 1993, pp. 25\u201329."},{"key":"10.1016\/S0141-9331(01)00147-8_BIB4","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennesey","year":"1996"},{"issue":"4","key":"10.1016\/S0141-9331(01)00147-8_BIB5","first-page":"498","article-title":"100Mbit\/s adaptive data compressor design using selectively shiftable content-addressable memory","volume":"139","author":"Jones","year":"1992","journal-title":"Proceedings of the IEE"},{"key":"10.1016\/S0141-9331(01)00147-8_BIB6","doi-asserted-by":"crossref","unstructured":"N.P. Jouppi, Improving direct-mapped cache performance by addition of small fully-associative cache and prefetch buffers, Proceedings of the 17th International Symposium on Computer Architecture, May 1990, pp. 364\u2013373.","DOI":"10.1145\/325096.325162"},{"key":"10.1016\/S0141-9331(01)00147-8_BIB7","series-title":"Design and Performance of a Main Memory Hardware Data Compressor","author":"Kjelso","year":"1996"},{"key":"10.1016\/S0141-9331(01)00147-8_BIB8","unstructured":"M. Kjelso, M. Gooch, S. Jones, Modelling the performance impact of main memory data compression, 12th UK Computer and Telecommunications Performance Engineering Workshop, Department of Computer Science, University of Edinburgh, September 1996, pp. 169\u2013184."},{"key":"10.1016\/S0141-9331(01)00147-8_BIB9","doi-asserted-by":"crossref","unstructured":"M. Kjelso, S.R. Jones, Memory management in flash-memory disks with data compression, International Workshop IWMM '95, Kinross, UK, September 1995, pp. 399\u2013413.","DOI":"10.1007\/3-540-60368-9_36"},{"key":"10.1016\/S0141-9331(01)00147-8_BIB10","unstructured":"E.A. Kusse, A.J. Isles, On the fly cache compression and decompression, http:\/\/www.cs.berkeley.edu\/~patterson\/252F96\/index.html, CS252 Project, UC Berkeley, 1996."},{"key":"10.1016\/S0141-9331(01)00147-8_BIB11","doi-asserted-by":"crossref","unstructured":"A. Sausbury, F. Pong, A. Nowatzyk, Missing the memory wall: the case for processor\/memory integration, Proceedings of the 23rd International Symposium on Computer Architecture, June 1996, pp. 90\u2013101.","DOI":"10.1145\/232974.232984"},{"issue":"3","key":"10.1016\/S0141-9331(01)00147-8_BIB12","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1109\/TIT.1977.1055714","article-title":"A universal algorithm for sequential data compression","volume":"23","author":"Ziv","year":"1997","journal-title":"IEEE Transaction on Information Theory"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001478?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001478?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T16:41:38Z","timestamp":1578501698000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001478"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,3]]},"references-count":12,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2002,3]]}},"alternative-id":["S0141933101001478"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00147-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2002,3]]}}}