{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:20:52Z","timestamp":1742394052228},"reference-count":24,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2002,4,1]],"date-time":"2002-04-01T00:00:00Z","timestamp":1017619200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,4]]},"DOI":"10.1016\/s0141-9331(01)00150-8","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T18:58:33Z","timestamp":1034621913000},"page":"107-121","source":"Crossref","is-referenced-by-count":6,"title":["Improvement of energy-efficiency in off-chip caches by selective prefetching"],"prefix":"10.1016","volume":"26","author":[{"given":"Jonas","family":"Jalminger","sequence":"first","affiliation":[]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(01)00150-8_BIB1","unstructured":"G. Alberta, R.I. Bahar, Power and performance tradeoffs using various cache configurations, in: Proceedings of the Power-Driven Microarchitecture Workshop in Conjunction with ISCA'98, 28 June 1998."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB2","first-page":"176","article-title":"An effective on-chip preloading chip scheme to reduce data access penalty","author":"Baer","year":"1991","journal-title":"Proc. Supercomput."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB3","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1145\/263272.263309","article-title":"Power analysis of 32-bit RISC microcontroller integrated with a 16-bit DSP","author":"Bajwa","year":"1997","journal-title":"Proc. ISLPED'97"},{"key":"10.1016\/S0141-9331(01)00150-8_BIB5","doi-asserted-by":"crossref","unstructured":"S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The SPLASH-2 programs: characterization and methodological considerations, in: Proceedings of the 22nd International Symposium on Computer Architecture, June 1995, pp. 24\u201336.","DOI":"10.1145\/223982.223990"},{"issue":"7","key":"10.1016\/S0141-9331(01)00150-8_BIB6","doi-asserted-by":"crossref","first-page":"733","DOI":"10.1109\/71.395402","article-title":"Sequential hardware prefetching in shared-memory multiprocessors","volume":"6","author":"Dahlgren","year":"1995","journal-title":"IEEE Trans. Parall. Distribut. Syst."},{"issue":"5","key":"10.1016\/S0141-9331(01)00150-8_BIB7","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1109\/4.384170","article-title":"Energy consumption modeling and optimization for SRAMs","volume":"30","author":"Evans","year":"1995","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/S0141-9331(01)00150-8_BIB8","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1145\/264107.264214","article-title":"The energy efficiency of IRAM architectures","author":"Fromm","year":"1997","journal-title":"Proc. ISCA'97"},{"key":"10.1016\/S0141-9331(01)00150-8_BIB12","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1145\/263272.263342","article-title":"Analysis of power consumption in memory hierarchies","author":"Hicks","year":"1997","journal-title":"Proc. ISLPED"},{"key":"10.1016\/S0141-9331(01)00150-8_BIB13","unstructured":"ID Software, Quake, October 1997. http:\/\/www.idsoftware.com."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB14","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1145\/263272.263310","article-title":"Analytical energy dissipation models for low power caches","author":"Kamble","year":"1997","journal-title":"Proc. ISLPED"},{"key":"10.1016\/S0141-9331(01)00150-8_BIB15","doi-asserted-by":"crossref","unstructured":"M.B. Kamble, K. Ghose, Energy-efficiency of VLSI caches: a comparative study, in: Proceedings of the 10th International Conference on VLSI Design, pp. 261\u2013267.","DOI":"10.1109\/ICVD.1997.568087"},{"key":"10.1016\/S0141-9331(01)00150-8_BIB16","doi-asserted-by":"crossref","unstructured":"J. Kin, M. Gupta, W.H. Mangione-Smith, The filter cache: an energy efficient memory structure, in: Proceedings of the 13th International Symposium on Microarchitecture, 1997, pp. 184\u2013193.","DOI":"10.1109\/MICRO.1997.645809"},{"issue":"2","key":"10.1016\/S0141-9331(01)00150-8_BIB17","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/92.678891","article-title":"Energy optimization of multilevel cache architectures for RISC and CISC processors","volume":"6","author":"Ko","year":"1998","journal-title":"IEEE Trans. Very Large Scale Integration Syst."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB19","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1145\/279361.279404","article-title":"Exploiting spatial locality in data caches using spatial footprints","author":"Kumar","year":"1998","journal-title":"Ann. Int. Symp. Comput. Architect."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB21","unstructured":"P. Magnusson, F. Larsson, A. Moestedt, B. Werner, F. Dahlgren, M. Karlsson, F. Lundholm, J. Nilsson, P. Stenstr\u00f6m, H. Grahn. SimICS\/sun4m: a virtual workstation, in: Proceedings of the USENIX 1998 Annual Technical Conference, 1998, pp. 119\u2013130."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB22","unstructured":"T.C. Mowry, Tolerating latency through software-controlled data prefetching, PhD Dissertation, March 1994."},{"issue":"4","key":"10.1016\/S0141-9331(01)00150-8_BIB23","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0743-7315(91)90014-Z","article-title":"Tolerating latency through software-controlled prefetching in scalable shared-memory multiprocessors","volume":"2","author":"Mowry","year":"1991","journal-title":"J. Parall. Distribut. Comput."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB24","unstructured":"MPEG Organization, MPEG2 decoder, January 1996. http:\/\/www.mpeg.org."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB25","unstructured":"National Institute of Standards and Technology, Public domain OCR: NIST form-based handprint recognition system, February 1997. http:\/\/www.nist.gov\/itl\/div394\/894.03\/databases\/defs\/nist.ocr.html."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB27","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1145\/384286.264208","article-title":"Data Prefetching on the HP PA-8000","author":"Santhanam","year":"1997","journal-title":"Annu. Int. Symp. Comput. Architect."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB28","first-page":"306","article-title":"Cache designs for energy efficiency","author":"Su","year":"1995","journal-title":"Proc. Annu. Hawaii Int. Conf. Syst. Sci."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB29","unstructured":"TcX AB, Detron HB and Monty Pyton Program KB, MySQL v3.22 Reference Manual, September 1998."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB31","unstructured":"Transaction Processing Performance Council, TPC benchmark D (decision support), Standard Specification Rev. 1.1, December 1995."},{"key":"10.1016\/S0141-9331(01)00150-8_BIB33","unstructured":"J.T. Zawodny, E.W. Johnson, J.B. Brockman, P.M. Kogge, Cache-in-memory: a lower power alternative? in: Proceedings of the Power-Driven Microarchitecture Workshop in Conjunction with ISCA'98, 28 June 1998."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001508?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933101001508?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T21:56:41Z","timestamp":1556920601000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933101001508"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,4]]},"references-count":24,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,4]]}},"alternative-id":["S0141933101001508"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(01)00150-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2002,4]]}}}