{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T20:50:05Z","timestamp":1648759805064},"reference-count":30,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2002,4,1]],"date-time":"2002-04-01T00:00:00Z","timestamp":1017619200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,4]]},"DOI":"10.1016\/s0141-9331(02)00002-9","type":"journal-article","created":{"date-parts":[[2002,10,14]],"date-time":"2002-10-14T22:58:33Z","timestamp":1034636313000},"page":"123-138","source":"Crossref","is-referenced-by-count":9,"title":["Interconnection scheme for continuous-media systems-on-a-chip"],"prefix":"10.1016","volume":"26","author":[{"given":"Vesa","family":"Lahtinen","sequence":"first","affiliation":[]},{"given":"Kimmo","family":"Kuusilinna","sequence":"additional","affiliation":[]},{"given":"Tero","family":"Kangas","sequence":"additional","affiliation":[]},{"given":"Timo","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(02)00002-9_BIB1","unstructured":"AMBA Specification, Revision 2.0, Advanced RISC Machines Limited, 1999."},{"issue":"4","key":"10.1016\/S0141-9331(02)00002-9_BIB2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1016\/S0141-9331(00)00075-2","article-title":"MARBLE: an asynchronous on-chip macrocell bus","volume":"24","author":"Bainbridge","year":"2000","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB3","series-title":"Image and Video Coding Compression Standards, Algorithms and Architectures","author":"Bhaskaran","year":"1995"},{"issue":"6","key":"10.1016\/S0141-9331(02)00002-9_BIB4","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/2.769442","article-title":"How VSIA answers the SOC dilemma","volume":"32","author":"Birnbaum","year":"1999","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB5","doi-asserted-by":"crossref","unstructured":"S. Borkar, R. Cohn, G. Cox, T. Gross, H.T. Kung, M. Lam, M. Levine, B. Moore, W. Moore, C. Peterson, J. Susman, J. Sutton, J. Urbanski, J. Webb, Supporting systolic and memory communication in iWarp, International Symposium on Computer Architecture, Seattle, Washington, 28\u201331 May, 1990, pp. 70\u201381.","DOI":"10.1145\/325096.325116"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB6","series-title":"Surviving the SOC Revolution a Guide to Platform-Based Design","author":"Chang","year":"1999"},{"issue":"12","key":"10.1016\/S0141-9331(02)00002-9_BIB7","doi-asserted-by":"crossref","first-page":"1895","DOI":"10.1109\/4.173120","article-title":"A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths","volume":"27","author":"Chen","year":"1992","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB8","doi-asserted-by":"crossref","unstructured":"B. Cordan, An efficient bus architecture for system-on-chip design, Custom Integrated Circuits, 16\u201319 May, 1999, San Diego, California, pp. 623\u2013626.","DOI":"10.1109\/CICC.1999.777358"},{"issue":"3","key":"10.1016\/S0141-9331(02)00002-9_BIB9","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/5.915376","article-title":"Interconnect limits on gigascale integration (GSI) in the 21st century","volume":"89","author":"Davis","year":"2001","journal-title":"Proc IEEE"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB10","volume":"vol. I","author":"DeCegama","year":"1989"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB11","doi-asserted-by":"crossref","unstructured":"A. Ferrari, A. Sangiovanni-Vincentelli, System design: traditional concepts and new paradigms, International Conference on Computer Design, Austin, Texas, 10\u201313 October, 1999, pp. 2\u201312.","DOI":"10.1109\/ICCD.1999.808256"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB12","doi-asserted-by":"crossref","unstructured":"A. Goel, W.R. Lee, Formal verification of an IBM coreconnect processor local bus arbiter core, Design Automation Conference, Los Angeles, California, 5\u20139 June, 2000, pp. 196\u2013200.","DOI":"10.1145\/337292.337384"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB13","doi-asserted-by":"crossref","unstructured":"P. Guerrier, A. Greiner, A generic architecture for on-chip packet-switched interconnections, Design, Automation and Test in Europe, Paris, France, 27\u201330 March, 2000, pp. 250\u2013256.","DOI":"10.1145\/343647.343776"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB14","series-title":"Advanced Multiprocessor Bus Architectures","first-page":"10","article-title":"Computer buses-a tutorial","author":"Gustavson","year":"1995"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB15","unstructured":"A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. \u00d6berg, M. Millberg, D. Lindqvist, Network on a chip: an architecture for billion transistor era, Norchip Conference, Turku, Finland, 6\u20137 November 2000, pp. 166\u2013173."},{"key":"10.1016\/S0141-9331(02)00002-9_BIB16","series-title":"Computer Architecture a Quantitative Approach","author":"Hennessy","year":"1996"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB17","unstructured":"Draft ITU-T recommendation H.263, Video coding for low bit rate communication, ITU-T, 1996."},{"key":"10.1016\/S0141-9331(02)00002-9_BIB18","unstructured":"T. Kangas, E. Salminen, K. Kuusilinna, T. H\u00e4m\u00e4l\u00e4inen, J. Saarinen, Flexible architecture for system-on-chip video codec, Symposium on Intelligent Signal Processing and Communication Systems, Honolulu, Hawaii, 5\u20138 November, 2000, pp. 216\u2013221."},{"key":"10.1016\/S0141-9331(02)00002-9_BIB19","series-title":"Reuse Methodology Manual for System-on-a-Chip Designs","author":"Keating","year":"1999"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB20","unstructured":"K. Kuusilinna, T. H\u00e4m\u00e4l\u00e4inen, P. Liimatainen, J. Saarinen, Low latency interconnection for IP-block based multimedia chips, International Conference on Parallel and Distributed Computing and Networks, Brisbane, Australia, 14\u201316 December, 1998, pp. 411\u2013416."},{"key":"10.1016\/S0141-9331(02)00002-9_BIB21","doi-asserted-by":"crossref","unstructured":"K. Kuusilinna, P. Liimatainen, T. H\u00e4m\u00e4l\u00e4inen, J. Saarinen, Reconfiguration mechanism for an IP block based interconnection, Euromicro99 Conference, Milan, Italy, 8\u201310 September, 1999, pp. 42\u201345.","DOI":"10.1109\/EURMIC.1999.794443"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB22","series-title":"Advances in Systems Science: Measurement, Circuits and Control","first-page":"511","article-title":"Verification of an IP interface prototype design through simulation and emulation","author":"Lahtinen","year":"2001"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB23","doi-asserted-by":"crossref","unstructured":"J.A.J. Leijten, J.L. van Meerbergen, A.H. Timmer, J.A.G. Jess, Stream communication between real-time tasks in a high-performance multiprocessor, Design, Automation and Test in Europe, Paris, France, 23\u201326 February, 1998, pp. 125\u2013131.","DOI":"10.1109\/DATE.1998.655846"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB24","doi-asserted-by":"crossref","unstructured":"J. Liang, S. Swaminathan, R. Tessier, aSOC: a scalable, single-chip communications architecture, Parallel Architectures and Compilation Techniques, Philadelphia, Pennsylvania, 15\u201319 October, 2000, pp. 37\u201346.","DOI":"10.1109\/PACT.2000.888329"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB25","doi-asserted-by":"crossref","unstructured":"Y. Okuto, T. Kunio, ULSI technology development trend, Semiconductor Conference, vol. 1, Sinaia, Romania, 10\u201314 October, 2000, pp. 3\u20139.","DOI":"10.1109\/SMICND.2000.890183"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB26","doi-asserted-by":"crossref","unstructured":"E. Salminen, T. H\u00e4m\u00e4l\u00e4inen, T. Kangas, K. Kuusilinna, J. Saarinen, Interfacing multiple processors in a system-on-chip video encoder, International Symposium on Circuits and Systems, Sydney, Australia, 6\u20139 May, 2001, pp. 478\u2013481.","DOI":"10.1109\/ISCAS.2001.922278"},{"issue":"9","key":"10.1016\/S0141-9331(02)00002-9_BIB27","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/2.612254","article-title":"Baring it all to software: raw machines","volume":"30","author":"Waingold","year":"1997","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB28","doi-asserted-by":"crossref","unstructured":"D. Wingard, A. Kurosawa, Integration architecture for system-on-a-chip design, Custom Integrated Circuits Conference, Santa Clara, California, 11\u201314 May, 1998, pp. 85\u201388.","DOI":"10.1109\/CICC.1998.694912"},{"key":"10.1016\/S0141-9331(02)00002-9_BIB29","unstructured":"Wishbone system-on-chip (SOC) interconnection architecture for portable IP cores, Revision B.1, Silicore Corporation, 2001."},{"key":"10.1016\/S0141-9331(02)00002-9_BIB30","unstructured":"Virtual component interface specification, Specification 2 Version 1.0, VSI Alliance, 1999."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000029?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000029?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T16:32:36Z","timestamp":1578587556000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933102000029"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,4]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2002,4]]}},"alternative-id":["S0141933102000029"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(02)00002-9","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2002,4]]}}}