{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T06:46:21Z","timestamp":1761806781453},"reference-count":57,"publisher":"Elsevier BV","issue":"5","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1016\/s0141-9331(02)00023-6","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T03:15:57Z","timestamp":1027653357000},"page":"215-231","source":"Crossref","is-referenced-by-count":2,"title":["Evaluation of dynamic branch predictors for modern ILP processors"],"prefix":"10.1016","volume":"26","author":[{"given":"Nabil A.","family":"Ismail","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(02)00023-6_BIB1","series-title":"Advanced Computer Architecture: A Design Space Approach","author":"Sima","year":"1997"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB2","unstructured":"J.P. Shen, Superscalar processor design, Lecture Notes (CMU 18-747), Department of Electrical and Computer Engineering, Carnegie Mellon University, fall 1999."},{"key":"10.1016\/S0141-9331(02)00023-6_BIB3","doi-asserted-by":"crossref","first-page":"1609","DOI":"10.1109\/5.476078","article-title":"The microarchitecture of superscalar processors","volume":"83","author":"Smith","year":"1995","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB4","first-page":"100","article-title":"A comparison of superscalar and decoupled access\/execute architecture","volume":"December","author":"Jones","year":"1993","journal-title":"Proceedings of the 26th Annual International Symposium on Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB5","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/2.917542","article-title":"Speculative multithreaded processors","volume":"34","author":"Sohi","year":"2001","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB6","series-title":"Trace cache a low-latency approach to high-bandwidth instruction fetch","author":"Rotenberg","year":"1996"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB7","series-title":"Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences","author":"Vajapeyam","year":"1997"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB8","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.917541","article-title":"Instruction-level distributed processing","volume":"34","author":"Smith","year":"2001","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB9","series-title":"Disjoint eager execution: an optimal form of speculative execution","author":"Uht","year":"1995"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB10","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/277830.277854","article-title":"Multipath execution: opportunities and limits","volume":"July","author":"Ahuja","year":"1998","journal-title":"Proceedings of the International Conference on Supercomputing"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB11","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1007\/BF03356749","article-title":"Using predicated execution to improve the performance of dynamically scheduled machine with speculative execution","volume":"24","author":"Chang","year":"1996","journal-title":"International Journal of Parallel Programming"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB12","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/223982.225965","article-title":"A comparison of full and partial predicated execution support for ilp processors","volume":"June","author":"Mahlke","year":"1995","journal-title":"Proceedings of the 22nd International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB13","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/BF03356746","article-title":"Evaluating the effects of predicated execution on branch prediction","volume":"23","author":"Tyson","year":"1996","journal-title":"International Journal of Parallel Processing"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB14","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/HPCA.1999.744346","article-title":"A study of control independence in superscalar processors","volume":"January","author":"Rotenberg","year":"1999","journal-title":"Proceedings of the Fifth Annual International Symposium on High Performance Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB15","doi-asserted-by":"crossref","first-page":"1028","DOI":"10.1145\/330249.330255","article-title":"Static correlated branch prediction","volume":"21","author":"Young","year":"1999","journal-title":"ACM Transaction on Programming Languages and Systems"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB16","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1145\/143365.143490","article-title":"Improving the accuracy of dynamic branch prediction using branch correlation","volume":"October","author":"Pan","year":"1992","journal-title":"Proceedings of the Fifth International Conference on Architecture Support for Programming Languages and Operating Systems"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB17","first-page":"51","article-title":"Two-level adaptive training branch prediction","volume":"November","author":"Yeh","year":"1991","journal-title":"Proceedings of the 24th ACM\/IEEE International Symposium on Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB18","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/ISCA.1992.753310","article-title":"Alternative implementation of two-level adaptive branch prediction","volume":"May","author":"Yeh","year":"1992","journal-title":"Proceedings of the 19th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB19","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1145\/223982.224438","article-title":"A comparative analysis of schemes for correlated branch prediction","volume":"June","author":"Young","year":"1995","journal-title":"Proceedings of the 22nd International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB20","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch prediction strategies and branch target buffer design","volume":"17","author":"Lee","year":"1984","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB21","unstructured":"S. McFarling, Combining branch predictors, WRL Technical Note TN-36, Digital Equipment Corporation, June 1993."},{"key":"10.1016\/S0141-9331(02)00023-6_BIB22","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MICRO.1995.476809","article-title":"Dynamic path-based branch correlation","author":"Nair","year":"1995","journal-title":"Proceedings of the 28th Annual International Symposium on Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB23","first-page":"4","article-title":"The bi-mode branch predictor","volume":"November","author":"Lee","year":"1997","journal-title":"Proceedings of the 30th Annual International Symposium on Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB24","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/MICRO.1995.476833","article-title":"Alternative implementations of hybrid branch predictors","author":"Chang","year":"1995","journal-title":"Proceedings of the 28th Annual International Symposium on Computer Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB25","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/MICRO.1998.742770","article-title":"The YAGS branch prediction scheme","volume":"November","author":"Eden","year":"1998","journal-title":"Proceedings of the 31st Annual ACM\/IEEE International Symposium on Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB26","doi-asserted-by":"crossref","unstructured":"P. Michaud, A. Seznec, R. Uhlig, Trading Conflict and capacity aliasing in conditional branch predictors, Proceedings of the 24th International Conference on Computer Architecture (1997) 292\u2013303.","DOI":"10.1145\/264107.264211"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB27","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/232973.232975","article-title":"Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches","volume":"May","author":"Evers","year":"1996","journal-title":"Proceedings of the ISCA-23"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB28","article-title":"Static methods in hybrid branch prediction","volume":"October","author":"Grunwald","year":"1998","journal-title":"Proceedings of the PACT"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB29","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1145\/232974.232978","article-title":"Correlation and aliasing in dynamic branch predictors","volume":"May","author":"Sechrest","year":"1996","journal-title":"Proceedings of the 23rd International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB30","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1145\/384286.264210","article-title":"The agree predictor: a mechanism for reducing negative branch history interference","volume":"June","author":"Sprangle","year":"1997","journal-title":"Proceedings of the 24th International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB31","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/165939.165956","article-title":"Increasing the instruction fetch rate via multiple branch prediction and a branch address cache","volume":"July","author":"Yeh","year":"1993","journal-title":"Proceedings of the Seventh ACM Conference on Supercomputing"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB32","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1145\/237090.237169","article-title":"Multiple-block a head branch predictors","volume":"October","author":"Seznec","year":"1996","journal-title":"Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB33","first-page":"294","article-title":"Caching and predicting branch sequences for improved fetch effectiveness","volume":"October","author":"Onder","year":"1999","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB34","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1145\/279361.279380","article-title":"Accurate indirect branch prediction","author":"Driesen","year":"1998","journal-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB35","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/279361.279379","article-title":"Dynamic history-length fitting: a third level of adaptivity for branch prediction","author":"Juan","year":"1998","journal-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB36","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1145\/291069.291042","article-title":"Variable length path branch prediction","volume":"October","author":"Stark","year":"1998","journal-title":"Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB37","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1145\/342001.339691","article-title":"Clock rate versus IPC","volume":"June","author":"Agarwal","year":"2000","journal-title":"Proceedings of the 27th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB38","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/360128.360137","article-title":"The impact of delay on the design of branch predictors","volume":"December","author":"Jimenez","year":"2000","journal-title":"Proceedings of the 33rd Annual International Symposium on Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB39","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","article-title":"The SimpleScalar tool set, Version 2.0","volume":"25","author":"Burger","year":"1997","journal-title":"Computer Architecture News"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB40","unstructured":"D.C. Burger, T.M. Austin, S. Bennett, Evaluating future microprocessors: the SimpleScalar tool set, Technical Report TR-1308, Computer Science Department, University of Wisconsin, Madison, July 1996."},{"key":"10.1016\/S0141-9331(02)00023-6_BIB41","first-page":"65","article-title":"HydraScalar: a multipath-capable simulator","volume":"January","author":"Skadron","year":"2001","journal-title":"IEEE Computer Society Technical Committee on Computer Architecture Newsletter"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB42","first-page":"135","article-title":"A study of branch prediction strategies","volume":"May","author":"Smith","year":"1981","journal-title":"Proceedings of the Eighth Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB43","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1145\/155090.155119","article-title":"Branch prediction for free","volume":"June","author":"Ball","year":"1993","journal-title":"Proceedings of the SIGPLAN'93 Conference on Programming Language Design and Implementation"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB44","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1145\/207110.207118","article-title":"Corpus-based static branch prediction","author":"Calder","year":"1995","journal-title":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB45","article-title":"The Microarchitecture of the Pentium\u00ae 4 Processor","volume":"Q1","author":"Hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB46","unstructured":"Digital Semiconductor, Alpha 21164 Microprocessor: Hardware Reference Manual, April 1995."},{"key":"10.1016\/S0141-9331(02)00023-6_BIB47","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/40.491460","article-title":"The MIPS R10000 superscalar microprocessor","volume":"16","author":"Yeager","year":"1996","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB48","unstructured":"L. Gwennap, Intel's P6 uses decoupled superscalar design, Microprocessor Report, February 16, 1995, 9\u201315."},{"key":"10.1016\/S0141-9331(02)00023-6_BIB49","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/40.755465","article-title":"The Alpha 21264 Microprocessor","volume":"19","author":"Kessler","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB50","series-title":"MIPS IV Instruction Set, Revision 3.1","author":"Price","year":"1995"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB51","unstructured":"Special issues, Microprocessors of the 21st Century, IEEE Micro, 20 (2000)."},{"key":"10.1016\/S0141-9331(02)00023-6_BIB52","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1109\/ISCA.1993.698566","article-title":"A comparison of dynamic branch predictors that use two levels of branch history","author":"Yeh","year":"1993","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB53","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1145\/279361.279376","article-title":"Confidence estimation for speculation control","author":"Grunwald","year":"1998","journal-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture, Barcelona"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB54","unstructured":"SPEC, Standard Performance Evaluation Corporation (www.specbench.org)."},{"key":"10.1016\/S0141-9331(02)00023-6_BIB55","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/PACT.1996.554029","article-title":"Improving branch prediction accuracy by reducing pattern history table interference","author":"Chang","year":"1996","journal-title":"Proceedings of the Parallel Architecture and Compilation Techniques"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB56","first-page":"940","article-title":"On the performance of fetch engines running dss workloads","author":"Navarro","year":"2000","journal-title":"Proceedings of the International Euro-Par Conference"},{"key":"10.1016\/S0141-9331(02)00023-6_BIB57","doi-asserted-by":"crossref","first-page":"1260","DOI":"10.1109\/12.811115","article-title":"Branch prediction, instruction-window size, and cache size: performance trade-offs and simulation techniques","volume":"48","author":"Skadron","year":"1999","journal-title":"IEEE Transactions on Computers"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000236?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000236?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,1,2]],"date-time":"2024-01-02T12:48:54Z","timestamp":1704199734000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933102000236"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":57,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2002,6]]}},"alternative-id":["S0141933102000236"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(02)00023-6","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}