{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:09:13Z","timestamp":1758892153434},"reference-count":14,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2002,8,1]],"date-time":"2002-08-01T00:00:00Z","timestamp":1028160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,8]]},"DOI":"10.1016\/s0141-9331(02)00038-8","type":"journal-article","created":{"date-parts":[[2002,10,10]],"date-time":"2002-10-10T19:22:31Z","timestamp":1034277751000},"page":"263-280","source":"Crossref","is-referenced-by-count":3,"title":["Dataflow computation with intelligent memories emulated on field-programmable gate arrays (FPGAs)"],"prefix":"10.1016","volume":"26","author":[{"given":"Segreen","family":"Ingersoll","sequence":"first","affiliation":[]},{"given":"Sotirios G.","family":"Ziavras","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(02)00038-8_BIB1","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/12.48862","article-title":"Executing a program on the MIT tagged-token dataflow architecture","volume":"39","author":"Arvind","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0141-9331(02)00038-8_BIB2","first-page":"125","article-title":"A preliminary architecture for a basic data-flow processor","author":"Dennis","year":"1975","journal-title":"Int. Symp. Comput. Arch."},{"issue":"1","key":"10.1016\/S0141-9331(02)00038-8_BIB3","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/12.822561","article-title":"Buffer assignment algorithms on data driven ASICs","volume":"49","author":"Chatterjee","year":"2000","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/S0141-9331(02)00038-8_BIB4","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1155\/2001\/50167","article-title":"A universal dynamically adaptable and programmable network router for parallel computers","volume":"12","author":"Golota","year":"2001","journal-title":"VLSI Design"},{"key":"10.1016\/S0141-9331(02)00038-8_BIB5","series-title":"16th Annual International Symposium on Computer Architecture","author":"Grafe","year":"1989"},{"issue":"1","key":"10.1016\/S0141-9331(02)00038-8_BIB6","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1145\/2465.2468","article-title":"The manchester prototype dataflow computer","volume":"28","author":"Gurd","year":"1985","journal-title":"Commun. ACM"},{"key":"10.1016\/S0141-9331(02)00038-8_BIB7","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/2.781631","article-title":"The future of systems research","author":"Hennessy","year":"1999","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(02)00038-8_BIB8","first-page":"59","article-title":"A design study of the earth multiprocessor","author":"Hum","year":"1995","journal-title":"Int. Conf. Paral. Arch. Compil. Technol."},{"key":"10.1016\/S0141-9331(02)00038-8_BIB9","first-page":"82","article-title":"Monsoon: an explicit token-store architecture","author":"Papadopoulos","year":"1990","journal-title":"Int. Symp. Comput. Arch."},{"key":"10.1016\/S0141-9331(02)00038-8_BIB10","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1109\/IPPS.1991.153792","article-title":"Prototype implementation of a highly parallel dataflow machine EM4","author":"Sakai","year":"1991","journal-title":"Int. Paral. Proc. Symp."},{"key":"10.1016\/S0141-9331(02)00038-8_BIB11","first-page":"486","article-title":"An architecture of a data flow machine and its evaluation","author":"Shimada","year":"1984","journal-title":"Compcon"},{"key":"10.1016\/S0141-9331(02)00038-8_BIB12","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1006\/jpdc.1999.1551","article-title":"Automatically partitioning threads for multithreaded architectures","volume":"58","author":"Tang","year":"1999","journal-title":"J. Paral. Distr. Comput."},{"issue":"4","key":"10.1016\/S0141-9331(02)00038-8_BIB13","first-page":"245","article-title":"Design philosophy of a data-driven processor: Q-p","volume":"10","author":"Terada","year":"1988","journal-title":"J. Inform. Proc."},{"key":"10.1016\/S0141-9331(02)00038-8_BIB14","article-title":"HPSm, a high performance restricted data flow architecture having minimal functionality","author":"Hwu","year":"1986","journal-title":"Int. Symp. Comput. Arch."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000388?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000388?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,11]],"date-time":"2019-04-11T08:55:15Z","timestamp":1554972915000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933102000388"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,8]]},"references-count":14,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,8]]}},"alternative-id":["S0141933102000388"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(02)00038-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2002,8]]}}}