{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T17:06:21Z","timestamp":1762016781784,"version":"3.30.1"},"reference-count":23,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1016\/s0141-9331(02)00040-6","type":"journal-article","created":{"date-parts":[[2002,9,17]],"date-time":"2002-09-17T19:49:15Z","timestamp":1032292155000},"page":"311-324","source":"Crossref","is-referenced-by-count":13,"title":["Rapid prototyping of DSP algorithms on VLIW TMS320C6701 DSP"],"prefix":"10.1016","volume":"26","author":[{"given":"K.H.","family":"Hong","sequence":"first","affiliation":[]},{"given":"W.S.","family":"Gan","sequence":"additional","affiliation":[]},{"given":"Y.K.","family":"Chong","sequence":"additional","affiliation":[]},{"given":"T.F.","family":"Cheong","sequence":"additional","affiliation":[]},{"given":"S.H.","family":"Tan","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(02)00040-6_BIB1","doi-asserted-by":"crossref","unstructured":"J. Eyre, J. Bier, Understanding the new DSP processor architectures, DSP World, April 2000, http:\/\/www.bdti.com\/articles\/info_articles.htm.","DOI":"10.1109\/79.826411"},{"issue":"2","key":"10.1016\/S0141-9331(02)00040-6_BIB2","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/79.826411","article-title":"The evolution of DSP processors","volume":"17","author":"Eyre","year":"2000","journal-title":"IEEE Signal Processing Magazine"},{"year":"1997","series-title":"Proceedings of the International Conference on Signal Processing and Technology, San Diego, September","author":"Dillon","key":"10.1016\/S0141-9331(02)00040-6_BIB3"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB4","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/79.664698","article-title":"The latest word in digital and media processing","volume":"152","author":"Faraboschi","year":"1998","journal-title":"IEEE Signal Processing Magazine"},{"issue":"1\/2","key":"10.1016\/S0141-9331(02)00040-6_BIB5","article-title":"Instruction-level parallel processing: history, overview, and perspective","volume":"7","author":"Rau","year":"1993","journal-title":"The Journal of Supercomputing"},{"year":"1997","author":"Davis","key":"10.1016\/S0141-9331(02)00040-6_BIB6"},{"year":"1997","series-title":"Proceedings of the International Conference on Signal Processing and Technology, San Diego, September","author":"Dillon","key":"10.1016\/S0141-9331(02)00040-6_BIB7"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB8","unstructured":"The MathWorks, Inc., Real-Time Workshop User's Guide Version 3, January 1999."},{"key":"10.1016\/S0141-9331(02)00040-6_BIB9","unstructured":"Texas Instruments, Inc., TMS320C6201\/7601 Evaluation Module Technical Reference, Literature Number: SPRU 305, December 1998."},{"key":"10.1016\/S0141-9331(02)00040-6_BIB10","unstructured":"O. Wolf, J. Bier, DSP Software Optimization Techniques for the Latest Processors, Embedded Systems Conference Fall 1999, Article No. 347, http:\/\/www.esconline.com."},{"key":"10.1016\/S0141-9331(02)00040-6_BIB11","unstructured":"The MathWorks, Inc., DSP Blockset User's Guide Version 3, January 1999."},{"key":"10.1016\/S0141-9331(02)00040-6_BIB12","unstructured":"The MathWorks, Inc., Target Language Compiler Reference Guide Version 1.2, January 1999."},{"key":"10.1016\/S0141-9331(02)00040-6_BIB13","unstructured":"GNU MAKE: a Program for Directing Recompilation Edition 0.51, 1996."},{"key":"10.1016\/S0141-9331(02)00040-6_BIB14","unstructured":"The MathWorks, Inc., Writing S-Functions Version 3, October 1998."},{"issue":"7","key":"10.1016\/S0141-9331(02)00040-6_BIB15","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1016\/S0141-9331(00)00084-3","article-title":"An Integrated Environment for Rapid Prototyping of DSP Algorithms using MATLAB and TMS320C30","volume":"24","author":"Hong","year":"2000","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB16","doi-asserted-by":"crossref","unstructured":"R. Govindarajan, Erik R. Altman, Guang R. Gao, Co-scheduling hardware and software pipelines, High-Performance Computer Architecture, 1996, Proceedings of the Second International Symposium on 1996, pp. 52\u201361.","DOI":"10.1109\/HPCA.1996.501173"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB17","doi-asserted-by":"crossref","unstructured":"R. Govindarajan, E.R. Altman, G.R. Gao, Modulo-scheduled pipelines, ACAPS Technical Memo, School of Computer Science, McGill University, Montreal, Quebec, June 1996.","DOI":"10.1109\/HPCA.1996.501173"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB18","doi-asserted-by":"crossref","unstructured":"R. Govindarajan, N.S.S. Narasimha Rao, Erik R. Altman, Guang R. Gao, An enhanced co-scheduling method using reduced ms-state diagrams, Parallel Processing Symposium, 1998, IPPS\/SPDP 1998, Proceedings of the First Merged International and Symposium on Parallel and Distributed Processing 1998, pp. 168\u2013175.","DOI":"10.1109\/IPPS.1998.669906"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB19","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1109\/ASAP.2000.862403","article-title":"A Theory for Software\u2013Hardware Co-Scheduling for ASIPs and Embedded Processors","author":"Govindarajan","year":"2000","journal-title":"Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB20","series-title":"Proceedings of the SIGPLAN'88 Conference on Programming Language Design and Implementation","article-title":"Software Pipelining: an Effective Scheduling Technique for VLIW Machines","author":"Lam","year":"1988"},{"issue":"1","key":"10.1016\/S0141-9331(02)00040-6_BIB21","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","article-title":"The Cydra 5 departmental supercomputer-design philosophies decisions, and trade-offs","volume":"22","author":"Rau","year":"1989","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(02)00040-6_BIB22","unstructured":"Texas Instruments, Inc., Code Composer Studio User's Guide, Literature Number: SPRU 328, May 1999."},{"year":"2000","author":"Chu","key":"10.1016\/S0141-9331(02)00040-6_BIB23"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000406?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102000406?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:38:16Z","timestamp":1733791096000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933102000406"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":23,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2002,9]]}},"alternative-id":["S0141933102000406"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(02)00040-6","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}