{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,26]],"date-time":"2024-07-26T02:08:39Z","timestamp":1721959719759},"reference-count":35,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2003,4,1]],"date-time":"2003-04-01T00:00:00Z","timestamp":1049155200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,4]]},"DOI":"10.1016\/s0141-9331(02)00102-3","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T14:47:43Z","timestamp":1049726863000},"page":"115-130","source":"Crossref","is-referenced-by-count":17,"title":["Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system"],"prefix":"10.1016","volume":"27","author":[{"given":"C.","family":"Tanougast","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Berviller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Brunet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Weber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Rabah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/S0141-9331(02)00102-3_BIB1","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/5.663540","article-title":"The role of FPGA in reprogrammable systems","volume":"86","author":"Hauck","year":"1998","journal-title":"Proceedings of IEEE"},{"issue":"2","key":"10.1016\/S0141-9331(02)00102-3_BIB2","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/54.500200","article-title":"FPGA and CPLD architectures: a tutorial","volume":"13","author":"Brown","year":"1996","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB3","series-title":"Proceedings of SPIE 3844","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1117\/12.359527","article-title":"The advantages of run-time reconfiguration","author":"Guccione","year":"1999"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB4","series-title":"More FPGA's","first-page":"82","article-title":"Dynamic reconfiguration of FPGAs","author":"Lysaght","year":"1994"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB5","article-title":"PipeRench: a reconfiguration architecture and compiler","volume":"April","author":"Goldstein","year":"2000","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB6","first-page":"159","article-title":"Reconfigurable hardware for real time image processing","volume":"3","author":"Kessal","year":"2000","journal-title":"Proceedings of the International Conference on Image Processing, IEEE ICIP, Vancouver"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB7","first-page":"92","article-title":"ConCISe: a compiler-driven CPLD-based instruction set accelerator","author":"Kastrup","year":"1999"},{"issue":"1","key":"10.1016\/S0141-9331(02)00102-3_BIB8","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/92.486081","article-title":"Programmable active memories: reconfigurable systems come of age","volume":"4","author":"Vuillemin","year":"1996","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB9","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/FPGA.1995.477415","article-title":"A dynamic instruction set computer","volume":"April","author":"Wirthlin","year":"1995","journal-title":"IEEE Symposium on FPGA's Custom Computing Machines, Napa, CA"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB10","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1016\/S0141-9331(00)00074-0","article-title":"A review of high-level synthesis for dynamically reconfigurable FPGA's","volume":"24","author":"Zhang","year":"2000","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB11","unstructured":"C. Tanougast, M\u00e9thodologie de partitionnement applicable aux syst\u00e8mes sur puce \u00e0 base de FPGA, pour l'implantation en reconfiguration dynamique d'algorithmes flot de donn\u00e9es, PhD Thesis, Facult\u00e9 des Sciences, Universit\u00e9 de Nancy I, 2001."},{"issue":"4","key":"10.1016\/S0141-9331(02)00102-3_BIB12","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","article-title":"The GARP architecture and C compiler","volume":"33","author":"Callahan","year":"2000","journal-title":"IEEE Computer"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB13","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1145\/275107.275132","article-title":"Fast module mapping and placement for data paths in FPGA's","volume":"February","author":"Callahan","year":"1998","journal-title":"Proceedings of the ACM\/SIGDA Sixth International Symposium on Field Programmable Gate Arrays, Monterey, CA"},{"issue":"1","key":"10.1016\/S0141-9331(02)00102-3_BIB14","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/92.920829","article-title":"Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures","volume":"9","author":"Srinivasan","year":"2001","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB15","first-page":"312","article-title":"Optimal temporal partitioning and synthesis for reconfigurable architectures","volume":"April","author":"Kaul","year":"1998","journal-title":"International Symposium on Field-Programmable Custom Computing Machines"},{"issue":"6","key":"10.1016\/S0141-9331(02)00102-3_BIB16","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1109\/92.974899","article-title":"A framework for reconfigurable computing: task scheduling and context manegement","volume":"9","author":"Maestre","year":"2001","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"6","key":"10.1016\/S0141-9331(02)00102-3_BIB17","doi-asserted-by":"crossref","first-page":"579","DOI":"10.1109\/12.773795","article-title":"Temporal partitioning and scheduling data flow graphs for reconfigurable computer","volume":"48","author":"Karthikeya","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB18","series-title":"Proceedings of IEEE Symposium on FPGA's Custom Computing Machines","first-page":"147","article-title":"Automating production of run-time reconfiguration designs","author":"Shirazi","year":"1998"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB19","series-title":"Proceedings of IEEE Symposium on FPGA's Custom Computing Machines","first-page":"167","article-title":"Modeling and optimizing run-time reconfiguration systems","author":"Luk","year":"1996"},{"issue":"3","key":"10.1016\/S0141-9331(02)00102-3_BIB20","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1109\/92.532038","article-title":"A simulation tool for dynamically reconfigurable field programmable gare arrays","volume":"4","author":"Lysaght","year":"1996","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB21","first-page":"124","article-title":"DYNASTY: a temporal floorplanning based CAD framework for dynamically reconfigurable logic systems","volume":"vol. 1673","author":"Valsiko","year":"1999"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB22","unstructured":"A. Cataldo, Hybrid architecture embeds Xilinx FPGA core into IBM ASICs, EE Times Jun 24, 2002, http:\/\/www.eetimes.com\/story\/OEG20020624S0016."},{"key":"10.1016\/S0141-9331(02)00102-3_BIB23","article-title":"Parallelization in co-compilation for configurable accelerators","author":"Becker","year":"1998","journal-title":"proceedings of Asia and South Pacific Design Automation Conference, ASP-DAC'98 Yokohama, Japan"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB24","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1117\/12.327025","article-title":"Comparing computing machines","volume":"3526","author":"Dehon","year":"1998","journal-title":"Proceedings of the SPIE"},{"issue":"2","key":"10.1016\/S0141-9331(02)00102-3_BIB25","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/92.678880","article-title":"Improving functional density using run-time circuit reconfiguration","volume":"6","author":"Wirthlin","year":"1998","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB26","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1007\/BF00936947","article-title":"Run-time reconfiguration: a method for enhancing the functional density of SRAM-based FPGA's,","volume":"12","author":"Eldredge","year":"1996","journal-title":"Journal of VLSI Signal Processing"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB27","first-page":"328","article-title":"Scheduling for dynamically reconfigurable FPGAs","author":"Vasilko","year":"1995","journal-title":"In Proceeding of International Workshop on Logic and Architecture Synthesis, IFIP TC10 WG10.5, Grenoble, France"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB28","first-page":"240","article-title":"How to use high speed reconfigurable fpga for real time image processing?","volume":"September","author":"Demigny","year":"2000","journal-title":"Proceedings of IEEE Conference on Computer Architecture for Machine Perception, IEEE Circuit and Systems, Padova"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB29","unstructured":"N. Demassieux, Architecture VLSI pour le traitement d'images: Une contribution \u00e0 l'\u00e9tude du traitement mat\u00e9riel de l'information, PhD Thesis, Ecole nationale sup\u00e9rieure des t\u00e9l\u00e9communications (ENST), 1991."},{"key":"10.1016\/S0141-9331(02)00102-3_BIB30","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"959","DOI":"10.1007\/3-540-45591-4_131","article-title":"Optimization of motion estimator for run-time reconfiguration implementation","volume":"vol. 1800","author":"Tanougast","year":"2000"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB31","unstructured":"Atmel AT40k Datasheet."},{"key":"10.1016\/S0141-9331(02)00102-3_BIB32","first-page":"309","article-title":"An area\/time optimizing algorithm in high-level synthesis for control-base hardwares","author":"Togawa","year":"2000","journal-title":"Proceedings of the ASP-DAC 2000, IEEE circuits and systems, Yokohama, Japan"},{"issue":"2","key":"10.1016\/S0141-9331(02)00102-3_BIB33","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/92.238417","article-title":"Estimating architectural resources and performance for high-level synthesis applications","volume":"1","author":"Sharma","year":"1993","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"6","key":"10.1016\/S0141-9331(02)00102-3_BIB34","doi-asserted-by":"crossref","first-page":"880","DOI":"10.1109\/92.974901","article-title":"Parameterized RTL power models for soft macros","volume":"9","author":"Bogliolo","year":"2001","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/S0141-9331(02)00102-3_BIB35","first-page":"396","article-title":"Power modelling in field programmable gate arrays (FPGA)","volume":"vol. 1673","author":"Garcia","year":"1999"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102001023?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102001023?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,30]],"date-time":"2019-03-30T06:54:40Z","timestamp":1553928880000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933102001023"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,4]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,4]]}},"alternative-id":["S0141933102001023"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(02)00102-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2003,4]]}}}