{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T00:02:19Z","timestamp":1704758539912},"reference-count":27,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2003,4,1]],"date-time":"2003-04-01T00:00:00Z","timestamp":1049155200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,4]]},"DOI":"10.1016\/s0141-9331(02)00107-2","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T18:47:43Z","timestamp":1049741263000},"page":"141-149","source":"Crossref","is-referenced-by-count":2,"title":["A scalable multi-porting solution for future wide-issue processors"],"prefix":"10.1016","volume":"27","author":[{"given":"Bhooshan S.","family":"Thakar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sun Kyu","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyungho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(02)00107-2_BIB1","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2000.854395","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"Agrawal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB2","article-title":"Hobbit: a high-performance, low-power microprocessor","author":"Argade","year":"1993","journal-title":"Proceedings of COMPCON"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB3","unstructured":"T.M. Austin, D. Burger, The SimpleScalar Tool Set, Version 2.0, Computer Science Department Technical Report, No. 1342, Univ. of Wisconsin, June 1997."},{"key":"10.1016\/S0141-9331(02)00107-2_BIB4","article-title":"Zero-cycle loads: microarchitecture support for reducing load latency","volume":"December","author":"Austin","year":"1995","journal-title":"Proceedings of Micro-28"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB5","article-title":"Decoupling local variable accesses in a wide-issue superscalar processor","volume":"May","author":"Cho","year":"1999","journal-title":"Proceedings of 26th International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB6","article-title":"Access region locality for high-bandwidth processor memory system design","volume":"November","author":"Cho","year":"1999","journal-title":"Proceedings of 32nd Annual ACM\/IEEE International Symposium on Microarchitecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB7","unstructured":"Digital Equipment Corporation, Maynard, M.A., Alpha Architecture Handbook, 1994."},{"key":"10.1016\/S0141-9331(02)00107-2_BIB8","unstructured":"Digital Equipment Corporation, Maynard, M.A., Alpha Architecture Handbook, 1996."},{"key":"10.1016\/S0141-9331(02)00107-2_BIB9","first-page":"1997","article-title":"Eliminating cache conflict misses through XOR-based placement functions","volume":"July","author":"Gonzalez","year":"1997","journal-title":"Proceedings of the International Conference on Supercomputing"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB10","article-title":"Data caches for superscalar processors","volume":"July","author":"Juan","year":"1997","journal-title":"Proceedings of International Conference on Supercomputing"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB11","doi-asserted-by":"crossref","DOI":"10.1109\/40.755465","article-title":"The alpha 21264 microprocessor","author":"Kessler","year":"1999","journal-title":"IEEE-MICRO"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB12","article-title":"Stack value file: custom microarchitecture for the stack","volume":"January","author":"Lee","year":"2001","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB13","doi-asserted-by":"crossref","DOI":"10.1145\/354880.354898","article-title":"Region-based caching: an energy-delay efficient memory architecture for embedded processors","volume":"November","author":"Lee","year":"2000","journal-title":"Proceedings of International Conference on Compilers, Architecture and Synthesis of Embedded Systems"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB14","first-page":"1997","article-title":"Superspeculative microarchitecture for beyond AD 2000","volume":"September","author":"Lipasti","year":"2000","journal-title":"IEEE-Computer"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB15","article-title":"Combining branch predictors","volume":"June","author":"McFarling","year":"1993","journal-title":"WRL Technical Note TN-36, Digital Equipment Corp."},{"key":"10.1016\/S0141-9331(02)00107-2_BIB16","article-title":"Dynamic path-based branch correlation","author":"Nair","year":"1995","journal-title":"Proceedings of MICRO-28"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB17","article-title":"A technique for high-bandwidth and deterministic low latency load\/store accesses to multiple cache banks","volume":"January","author":"Neefs","year":"2000","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB18","article-title":"On the effective bandwidth of interleaved memories in vector systems","volume":"October","author":"Oed","year":"1985","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB19","doi-asserted-by":"crossref","DOI":"10.1145\/264107.264201","article-title":"Complexity-effective superscalar processors","volume":"June","author":"Palacharla","year":"1997","journal-title":"Proceedings of 24th International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB20","article-title":"Pseudo-random interleaved memory","volume":"June","author":"Rau","year":"1991","journal-title":"Proceedings of 18th International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB21","article-title":"On high-bandwidth data cache design for multi-issue processors","volume":"December","author":"Rivers","year":"1997","journal-title":"Proceedings of Micro-30"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB22","article-title":"Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers","volume":"March","author":"Sohi","year":"1990","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB23","doi-asserted-by":"crossref","DOI":"10.1145\/106972.106980","article-title":"High-bandwidth data memory systems for superscalar processors","volume":"April","author":"Sohi","year":"1991","journal-title":"Proceedings of ASPLOS-IV"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB24","article-title":"Access region cache: a multi-porting solution for future wide-issue processors","volume":"September","author":"Thakar","year":"2001","journal-title":"International Conference on Computer Design"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB25","unstructured":"The standard Performance Evaluation Corporation, http:\/\/www.specbench.org.."},{"key":"10.1016\/S0141-9331(02)00107-2_BIB26","doi-asserted-by":"crossref","DOI":"10.1145\/264107.264153","article-title":"Designing high bandwidth on-chip caches","volume":"June","author":"Wilson","year":"1997","journal-title":"Proceedings of 24th International Symposium on Computer Architecture"},{"key":"10.1016\/S0141-9331(02)00107-2_BIB27","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.1999.765938","article-title":"Speculation techniques for improving load related instruction scheduling","volume":"May","author":"Yoaz","year":"1999","journal-title":"Proceedings of 26th International Symposium on Computer Architecture"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102001072?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933102001072?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,1,8]],"date-time":"2024-01-08T20:14:41Z","timestamp":1704744881000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933102001072"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,4]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2003,4]]}},"alternative-id":["S0141933102001072"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(02)00107-2","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2003,4]]}}}