{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T00:07:20Z","timestamp":1758931640577,"version":"3.44.0"},"reference-count":25,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000104","name":"National Aeronautics and Space Administration","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000104","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1016\/s0141-9331(03)00021-8","type":"journal-article","created":{"date-parts":[[2003,5,12]],"date-time":"2003-05-12T21:38:09Z","timestamp":1052775489000},"page":"199-220","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["Processor design based on dataflow concurrency"],"prefix":"10.1016","volume":"27","author":[{"given":"Sotirios G.","family":"Ziavras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(03)00021-8_BIB1","first-page":"145","article-title":"Memory interfacing and instruction specification for reconfigurable processors","author":"Jacob","year":"1999","journal-title":"ACM Conf. FPGAs"},{"issue":"11","key":"10.1016\/S0141-9331(03)00021-8_BIB2","doi-asserted-by":"crossref","first-page":"1210","DOI":"10.1109\/71.329667","article-title":"RH: a versatile family of reduced hypercube interconnection networks","volume":"5","author":"Ziavras","year":"1994","journal-title":"IEEE Trans. Paral. Dist. Syst."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB3","first-page":"237","article-title":"Widening resources: a cost-effective technique for aggressive ILP architectures","author":"Lopez","year":"1998","journal-title":"MICRO'98"},{"key":"10.1016\/S0141-9331(03)00021-8_BIB4","first-page":"125","article-title":"A preliminary architecture for a basic data-flow processor","author":"Dennis","year":"1975","journal-title":"Int. Symp. Comput. Arch."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB5","first-page":"82","article-title":"Monsoon: an explicit token-store architecture","author":"Papadopoulos","year":"1990","journal-title":"Int. Symp. Comput. Arch."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB6","article-title":"HPSm, a high performance restricted data flow architecture having minimal functionality","author":"Hwu","year":"1986","journal-title":"Int. Symp. Comput. Arch."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB7","first-page":"363","article-title":"A low-complexity parallel system for gracious, scalable performance, case study for near petaFLOPS computing","volume":"October","author":"Ziavras","year":"1996","journal-title":"Sixth Symp. Front. Mass. Paral. Comput., Spec. Sess. NSF\/DARPA\/NASA-funded New Millennium Comput. Point Des., Annapolis, MD"},{"issue":"1","key":"10.1016\/S0141-9331(03)00021-8_BIB8","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1155\/2001\/50167","article-title":"A universal dynamically adaptable and programmable network router for parallel computers","volume":"12","author":"Golota","year":"2001","journal-title":"VLSI Des."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB9","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/2.375174","article-title":"Processing in memory: the terasys massively parallel PIM array","volume":"April","author":"Gokhale","year":"1995","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(03)00021-8_BIB10","first-page":"37","article-title":"EPIC: explicitly parallel instruction computing","volume":"February","author":"Schlansker","year":"2002","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(03)00021-8_BIB11","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1006\/jpdc.1999.1551","article-title":"Automatically partitioning threads for multithreaded architectures","volume":"58","author":"Tang","year":"1999","journal-title":"J. Paral. Dist. Comput."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB12","unstructured":"G. Alverson, S. Kahan, R. Korry, Processor management in the tera MTA system, Techn. Rep., Tera Comput., Seattle, WA, 1995."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB13","unstructured":"R. Korry, C. McCann, B. Smith, Memory management in the tera MTA system, Techn. Rep., Tera Comput., Seattle, WA, 1995."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB14","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1006\/jpdc.1996.0107","article-title":"Cilk: an efficient multithreaded runtime system","volume":"37","author":"Blumofe","year":"1996","journal-title":"J. Paral. Dist. Comput."},{"issue":"1","key":"10.1016\/S0141-9331(03)00021-8_BIB15","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1137\/S0097539793259471","article-title":"Space-efficient scheduling of multithreaded computations","volume":"27","author":"Blumore","year":"1998","journal-title":"SIAM J. Comput."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB16","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/2.781631","article-title":"Future of Systems Research","volume":"August","author":"Hennessy","year":"1999","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(03)00021-8_BIB17","first-page":"59","article-title":"A design study of the earth multiprocessor","author":"Hum","year":"1995","journal-title":"Int. Conf. Paral. Arch. Compil. Technol."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB18","article-title":"Memory bandwidth limitations of future microprocessors","volume":"May","author":"Burger","year":"1996","journal-title":"23rd Int'l. Symp. Comput. Arch."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB19","first-page":"140","article-title":"Instruction word architectures and the ELI-512","author":"Fisher","year":"1983","journal-title":"10th Symp. Comput. Arch."},{"key":"10.1016\/S0141-9331(03)00021-8_BIB20","unstructured":"M.J. Flynn, Computer architecture: pipelined and parallel processor design, Jones and Bartlett Publ., 1995."},{"issue":"3","key":"10.1016\/S0141-9331(03)00021-8_BIB21","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1109\/12.48862","article-title":"Executing a program on the MIT tagged-token dataflow architecture","volume":"39","author":"Arvind","year":"1990","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/S0141-9331(03)00021-8_BIB22","first-page":"245","article-title":"Design philosophy of a data-driven processor: Q-p","volume":"10","author":"Terada","year":"1988","journal-title":"J. Inform. Proc."},{"issue":"1","key":"10.1016\/S0141-9331(03)00021-8_BIB23","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/12.822561","article-title":"Buffer assignment algorithms on data driven ASICs","volume":"49","author":"Chatterjee","year":"2000","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/S0141-9331(03)00021-8_BIB24","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1016\/0743-7315(84)90010-8","article-title":"Wafer scale integration and two level pipelined implementation of systolic arrays","volume":"1","author":"Kung","year":"1984","journal-title":"J. Paral. Dist. Comput."},{"issue":"6","key":"10.1016\/S0141-9331(03)00021-8_BIB25","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1016\/S0141-9331(02)00038-8","article-title":"Intelligent memories for dataflow computation and emulation on field-programmable gate arrays","volume":"26","author":"Ingersoll","year":"2002","journal-title":"Microprocess. Microsyst."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000218?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000218?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T11:21:47Z","timestamp":1758885707000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933103000218"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2003,5]]}},"alternative-id":["S0141933103000218"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(03)00021-8","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2003,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Processor design based on dataflow concurrency","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/S0141-9331(03)00021-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2003 Elsevier Science B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}