{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T21:53:25Z","timestamp":1648677205860},"reference-count":12,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2003,5,1]],"date-time":"2003-05-01T00:00:00Z","timestamp":1051747200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,5]]},"DOI":"10.1016\/s0141-9331(03)00023-1","type":"journal-article","created":{"date-parts":[[2003,5,13]],"date-time":"2003-05-13T01:38:09Z","timestamp":1052789889000},"page":"171-180","source":"Crossref","is-referenced-by-count":1,"title":["An effective out-of-order execution control scheme for an embedded floating point coprocessor"],"prefix":"10.1016","volume":"27","author":[{"given":"Cheol-Ho","family":"Jeong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woo-Chan","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tack-Don","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Bong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moon-Key","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/S0141-9331(03)00023-1_BIB1","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.671400","article-title":"SH4 RISC multimedia microprocessor","volume":"18","author":"Arakawa","year":"1998","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(03)00023-1_BIB2","unstructured":"User's Manual VR5500\u2122 64\/32-Bit Micro processor, NEC electronics, 2002, pp. 25\u201338."},{"key":"10.1016\/S0141-9331(03)00023-1_BIB3","series-title":"ARM System-on-Chip Architecture","author":"Futber","year":"2000"},{"key":"10.1016\/S0141-9331(03)00023-1_BIB4","series-title":"Computer Arithmetic Systems: Algorithms Architecture and Implementation","author":"Omondi","year":"1994"},{"key":"10.1016\/S0141-9331(03)00023-1_BIB5","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1996"},{"issue":"1","key":"10.1016\/S0141-9331(03)00023-1_BIB6","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","article-title":"An efficient algorithm for exploiting multiple arithmetic units","volume":"11","author":"Tomasulo","year":"1967","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/S0141-9331(03)00023-1_BIB7","first-page":"195","article-title":"In-order issue out-of-order execution floating point coprocessor for CalmRISC32","author":"Jeong","year":"2001","journal-title":"15th IEEE Symposium on Computer Arithmetic"},{"issue":"4","key":"10.1016\/S0141-9331(03)00023-1_BIB8","first-page":"297","article-title":"Floating-point adder\/subtractor performing IEEE rounding and addition\/subtraction in parallel","volume":"E79-D","author":"Park","year":"1996","journal-title":"IEICE Transaction on Information and System"},{"issue":"10","key":"10.1016\/S0141-9331(03)00023-1_BIB9","doi-asserted-by":"crossref","first-page":"925","DOI":"10.1109\/TC.1968.226439","article-title":"Higher-Radix division using estimates of the divisor and partial remainder","volume":"17","author":"Atkins","year":"1968","journal-title":"IEEE Transactions on Computers"},{"issue":"8","key":"10.1016\/S0141-9331(03)00023-1_BIB10","doi-asserted-by":"crossref","first-page":"833","DOI":"10.1109\/12.609274","article-title":"Division algorithms and implementations","volume":"46","author":"Oberman","year":"1997","journal-title":"IEEE Transaction on Computers"},{"key":"10.1016\/S0141-9331(03)00023-1_BIB11","first-page":"285","article-title":"CalmRISC\u2122-32: a 32-bit low-power MCU core","author":"Cho","year":"2000","journal-title":"The Second IEEE Asia Pacific Conference on ASICs"},{"key":"10.1016\/S0141-9331(03)00023-1_BIB12","doi-asserted-by":"crossref","unstructured":"D. Burger, T. Austin, The SimpleScalar Tool Set, Version 2.0, Computer Science Department, University of Wisconsin, Madison, 1997.","DOI":"10.1145\/268806.268810"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000231?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000231?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T17:14:50Z","timestamp":1584465290000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933103000231"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,5]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2003,5]]}},"alternative-id":["S0141933103000231"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(03)00023-1","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2003,5]]}}}