{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:16Z","timestamp":1759146556212},"reference-count":15,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s0141-9331(03)00041-3","type":"journal-article","created":{"date-parts":[[2003,4,23]],"date-time":"2003-04-23T22:32:29Z","timestamp":1051137149000},"page":"359-366","source":"Crossref","is-referenced-by-count":4,"title":["Systolic implementation of 2D block-based Hopfield neural network for efficient pattern association"],"prefix":"10.1016","volume":"27","author":[{"given":"Ming-Jung","family":"Seow","sequence":"first","affiliation":[]},{"given":"Hau","family":"Ngo","sequence":"additional","affiliation":[]},{"given":"Vijayan K.","family":"Asari","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(03)00041-3_BIB1","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1049\/ip-cds:20020322","article-title":"VLSI efficient discrete time cellular neural network processor","volume":"149","author":"Sindhwani","year":"2002","journal-title":"IEE Proc. Circuits Syst."},{"issue":"7","key":"10.1016\/S0141-9331(03)00041-3_BIB2","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1109\/76.931114","article-title":"A generalized architecture for the one-dimensional discrete cosine and sine transforms","volume":"11","author":"Guo","year":"2001","journal-title":"IEEE Trans. Circuits Syst. Video Tech."},{"key":"10.1016\/S0141-9331(03)00041-3_BIB3","first-page":"65","article-title":"Let's design algorithms for VLSI systems","author":"Kung","year":"1979","journal-title":"Proc. Caltech Conf. VLSI"},{"key":"10.1016\/S0141-9331(03)00041-3_BIB4","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","author":"Kung","year":"1982","journal-title":"IEEE Comput."},{"issue":"3","key":"10.1016\/S0141-9331(03)00041-3_BIB5","doi-asserted-by":"crossref","first-page":"376","DOI":"10.1109\/12.210181","article-title":"Systolic modular multiplication","volume":"42","author":"Walter","year":"1993","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/S0141-9331(03)00041-3_BIB6","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/82.933794","article-title":"An efficient systolic architecture for the DLMS adaptive filter and its applications","volume":"48","author":"Van","year":"2001","journal-title":"IEEE Trans. Circuits Syst., Part II"},{"key":"10.1016\/S0141-9331(03)00041-3_BIB7","doi-asserted-by":"crossref","first-page":"112","DOI":"10.1109\/FUZZY.1994.343708","article-title":"Possibilistic evidential reasoning systems on systolic arrays","author":"Mohiddin","year":"1994","journal-title":"Third IEEE Int. Conf. Fuzzy Syst."},{"key":"10.1016\/S0141-9331(03)00041-3_BIB8","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MC.1980.1653338","article-title":"The design of special purpose VLSI chips","author":"Foster","year":"1980","journal-title":"IEEE Comput."},{"key":"10.1016\/S0141-9331(03)00041-3_BIB9","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MASSP.1985.1163741","article-title":"VLSI array processors","author":"Kung","year":"1985","journal-title":"IEEE ASSP Mag."},{"key":"10.1016\/S0141-9331(03)00041-3_BIB10","first-page":"A 2.1","article-title":"An algorithm basis for systolic\/wavefront array software","volume":"25","author":"Kung","year":"1984","journal-title":"Proc. IEEE Int. Conf. ASSP"},{"key":"10.1016\/S0141-9331(03)00041-3_BIB11","series-title":"Elliptic Problem Solvers II","author":"Kung","year":"1984"},{"issue":"8","key":"10.1016\/S0141-9331(03)00041-3_BIB12","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1016\/0141-9331(94)90096-5","article-title":"Systolic array implementation of artificial neural networks, Jl","volume":"18","author":"Asari","year":"1994","journal-title":"Microprocessors Microsyst."},{"key":"10.1016\/S0141-9331(03)00041-3_BIB13","first-page":"169","article-title":"High storage capacity architecture for pattern recognition using an array of Hopfield neural networks","author":"Seow","year":"2001","journal-title":"IEEE Comput. Soc. Proc. 30th Int. Workshop Appl. Imagery Pattern Recognit."},{"issue":"5","key":"10.1016\/S0141-9331(03)00041-3_BIB14","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1109\/TCS.1986.1085953","article-title":"Simple neural optimization networks: an A\/D converter, signal decision circuit, and a linear programming circuit","volume":"CAS-33","author":"Tank","year":"1986","journal-title":"IEEE Trans. Circuits Syst."},{"key":"10.1016\/S0141-9331(03)00041-3_BIB15","first-page":"371","article-title":"Modular architecture for Hopfield network and distance based training algorithm for pattern association, Jl","volume":"10","author":"Seow","year":"2002","journal-title":"Neural, Parallel Sci. Comput."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000413?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000413?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,22]],"date-time":"2019-03-22T02:26:36Z","timestamp":1553221596000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933103000413"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":15,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S0141933103000413"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(03)00041-3","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}