{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T00:04:06Z","timestamp":1648944246795},"reference-count":29,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2003,9,1]],"date-time":"2003-09-01T00:00:00Z","timestamp":1062374400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,9]]},"DOI":"10.1016\/s0141-9331(03)00064-4","type":"journal-article","created":{"date-parts":[[2003,5,13]],"date-time":"2003-05-13T01:38:09Z","timestamp":1052789889000},"page":"367-379","source":"Crossref","is-referenced-by-count":2,"title":["Architecture and instruction set design of an ATM network processor"],"prefix":"10.1016","volume":"27","author":[{"given":"Gary","family":"Jones","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elias","family":"Stipidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(03)00064-4_BIB1","unstructured":"N. Cashman, SMART: a proposed novel multimedia computer architecture for processing ATM cells in real-time, PhD thesis, University of Sussex, October 1998."},{"key":"10.1016\/S0141-9331(03)00064-4_BIB2","series-title":"Fourth International Symposium on High Performance Computer Architecture (HPCA)","article-title":"The architectural costs of streaming I\/O: a comparison of workstations, clusters and smps","author":"Arpaci-Dusseau","year":"1998"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB3","unstructured":"M.D. Hayter, A workstation architecture to support multimedia, PhD thesis, St John's College, University of Cambridge, September 1993."},{"key":"10.1016\/S0141-9331(03)00064-4_BIB4","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/6.343986","article-title":"Where busses can't go","volume":"February","author":"Boxer","year":"1995","journal-title":"IEEE Spectrum"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB5","unstructured":"Xilinx, Virtex-II 1.5 Vfield-Programmable Gate Arrays, Xilinx Inc, April 2001, Data sheet from http:\/\/www.xilinx.com."},{"issue":"1","key":"10.1016\/S0141-9331(03)00064-4_BIB6","first-page":"20","article-title":"Hitting the memory wall: Implications of the obvious","volume":"23","author":"Wulf","year":"1995","journal-title":"Communications of the ACM"},{"issue":"6","key":"10.1016\/S0141-9331(03)00064-4_BIB7","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/40.641597","article-title":"Limited bandwidth to affect processor design","volume":"17","author":"Burger","year":"1997","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB8","first-page":"19","article-title":"Memory bandwidth and machine balance in current high performance computers","volume":"December","author":"McCalpin","year":"1995","journal-title":"IEEE Computer Society Technical Committee on Computer Architecture Newsletter"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB9","first-page":"85","article-title":"Ring architecture connects up to 128 pci buses","volume":"November","author":"Nass","year":"1997","journal-title":"Electronic Design"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB10","series-title":"Advanced Research In VLSI","article-title":"VLSI architecture: past, present and future","author":"Dally","year":"1999"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB11","first-page":"81","article-title":"Inside IA-64","volume":"June","author":"Halfhill","year":"1998","journal-title":"BYTE"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB12","doi-asserted-by":"crossref","unstructured":"S. Palacharla, Complexity-effective superscalar processors, PhD thesis, School of Computer Sciences, University of Wisconsin-Madison, 1998.","DOI":"10.1145\/264107.264201"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB13","series-title":"Proceedings of Microprocessor Forum, San Jose, California, October","article-title":"Intel itanium processor microarchitecture overview","author":"Sharangpani","year":"1999"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB14","doi-asserted-by":"crossref","unstructured":"S. Sudharsanan, MAJC-5200: a high performance microprocessor for multimedia computing, White paper, June, 1999.","DOI":"10.1007\/3-540-45591-4_22"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB15","unstructured":"Intel Corporation, IA-32 Intel architecture software developer's manual volume 1: Basic architecture, Intel Corporation, P.O. Box 7641 Mt. Prospect IL 60056-7641, 2001, Document order number 245470."},{"key":"10.1016\/S0141-9331(03)00064-4_BIB16","article-title":"Digital 21264 sets new standard","volume":"October","author":"Gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB17","unstructured":"HP, PA-8500: The continuing evolution of the PA-8500 family, Web page; http:\/\/www.hp.com\/computing\/-framed\/technology\/micropto\/pa-8500\/docs\/8500.html, 1997."},{"key":"10.1016\/S0141-9331(03)00064-4_BIB18","series-title":"Advanced Microprocessors","author":"Tabak","year":"1995"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB19","series-title":"Hotchips '99","article-title":"MAJC: Microprocessor architecture for java computing","author":"Tremblay","year":"1999"},{"issue":"4","key":"10.1016\/S0141-9331(03)00064-4_BIB20","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/40.526923","article-title":"Microunity's media processor architecture","volume":"16","author":"Hansen","year":"1996","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB21","unstructured":"J. Bayko, Great microprocessors of the past and present, Web page; http:\/\/infopad.eecs.berkeley.edu\/CIC\/-archive\/cpu_history.html, 1997."},{"key":"10.1016\/S0141-9331(03)00064-4_BIB22","series-title":"Analog Devices","year":"1995"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB23","unstructured":"Intel Corporation and Hewlett Packard, IA-64 architectural innovations, joint white paper, February, 1999."},{"key":"10.1016\/S0141-9331(03)00064-4_BIB24","volume":"May","year":"1999","journal-title":"IA-64 Application Developer's Architecture Guide"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB25","series-title":"Microprocessor Forum","article-title":"MaJC-5200: A VLIW convergent MPSOC","author":"Tremblay","year":"1999"},{"key":"10.1016\/S0141-9331(03)00064-4_BIB26","series-title":"Image and Video Compression Standards Algorithms and Architectures","author":"Bhaskaran","year":"1995"},{"issue":"4","key":"10.1016\/S0141-9331(03)00064-4_BIB27","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.526921","article-title":"VIS speeds new media processing","volume":"16","author":"Tremblay","year":"1996","journal-title":"IEEE Micro"},{"issue":"4","key":"10.1016\/S0141-9331(03)00064-4_BIB28","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/40.526925","article-title":"Subword parallelism with MAX-2","volume":"16","author":"Lee","year":"1996","journal-title":"IEEE Micro"},{"issue":"6","key":"10.1016\/S0141-9331(03)00064-4_BIB29","first-page":"7","article-title":"The microprocessor","volume":"16","author":"Faggin","year":"1996","journal-title":"IEEE Micro"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000644?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000644?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,19]],"date-time":"2020-03-19T19:30:41Z","timestamp":1584646241000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933103000644"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9]]},"references-count":29,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2003,9]]}},"alternative-id":["S0141933103000644"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(03)00064-4","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2003,9]]}}}