{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:25:10Z","timestamp":1761611110573},"reference-count":23,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T00:00:00Z","timestamp":1064966400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,10]]},"DOI":"10.1016\/s0141-9331(03)00091-7","type":"journal-article","created":{"date-parts":[[2003,6,9]],"date-time":"2003-06-09T20:43:51Z","timestamp":1055191431000},"page":"409-419","source":"Crossref","is-referenced-by-count":10,"title":["Surfing: a robust form of wave pipelining using self-timed circuit techniques"],"prefix":"10.1016","volume":"27","author":[{"given":"Brian D.","family":"Winters","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark R.","family":"Greenstreet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/S0141-9331(03)00091-7_BIB1","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/92.711317","article-title":"Wave-pipelining: A tutorial and research survey","volume":"6","author":"Burleson","year":"1998","journal-title":"IEEE Trans. VLSI Syst."},{"key":"10.1016\/S0141-9331(03)00091-7_BIB2","series-title":"Asynchronous Circuits","author":"Brzozowski","year":"1995"},{"issue":"11","key":"10.1016\/S0141-9331(03)00091-7_BIB3","doi-asserted-by":"crossref","first-page":"1577","DOI":"10.1109\/4.98975","article-title":"A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture","volume":"26","author":"Chappell","year":"1991","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB4","first-page":"443","article-title":"A minimalist source-synchronous interface","volume":"September","author":"Chakraborty","year":"2002","journal-title":"In Proceedings of the Fifteenth IEEE ASIC\/SOC Conference Rochester, New York"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB5","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/T-C.1973.223730","article-title":"Anomalous behaviour of synchronizer and arbiter circuits","volume":"C-22(4)","author":"Chaney","year":"1973","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0141-9331(03)00091-7_BIB6","unstructured":"A. Davis, S.M. Nowick. An introduction to asynchronous circuit design. Technical Report UUCS-97-013, Computer Science Department, University of Utah, September 1997."},{"key":"10.1016\/S0141-9331(03)00091-7_BIB7","article-title":"Optimal clocking and enhanced testability for high-performance self-resetting domino pipelines","volume":"March","author":"Dooply","year":"1999"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB8","volume":"April","author":"Ebergen","year":"1998"},{"issue":"1","key":"10.1016\/S0141-9331(03)00091-7_BIB9","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/5.362752","article-title":"Asynchronous design methodologies: An overview","volume":"83","author":"Hauck","year":"1995","journal-title":"In Proceedings of the IEEE"},{"issue":"1","key":"10.1016\/S0141-9331(03)00091-7_BIB10","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/40.653013","article-title":"Stefanos Sidiropoulos. High-speed electrical signaling: Overview and limitations","volume":"18","author":"Horowitz","year":"1998","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB11","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1109\/JSSC.1982.1051786","article-title":"High-speed compact circuits with CMOS","volume":"SC-17","author":"Krambeck","year":"1982","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB12","series-title":"Deductive Program Design, NATO ASI","article-title":"A program transformation approach to asynchronous vlsi design","author":"Martin","year":"1996"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB13","volume":"April","author":"Molnar","year":"1997"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB14","series-title":"Asynchronous Circuit Design","author":"Myers","year":"2001"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB15","volume":"June","author":"Ousterhout","year":"1984"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB16","volume":"April","author":"Sutherland","year":"2001"},{"issue":"3","key":"10.1016\/S0141-9331(03)00091-7_BIB17","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1016\/0167-9260(93)90035-B","article-title":"Delay-insensitive multi-ring structures","volume":"15","author":"Spars\u00f8","year":"1993","journal-title":"INTEGRATION"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB18","series-title":"Logical Effort: Designing Fast CMOS Circuits","author":"Sutherland","year":"1999"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB19","article-title":"An adaptively-pipelined mixed synchronous-asynchronous digital fir filter chip operating at 1.3gigahertz","volume":"April","author":"Singh","year":"2002"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB20","unstructured":"Jan T. Udding. Classification and Composition of Delay-Insensitive Circuits. PhD Thesis, Eindhoven University of Technology, 1984."},{"key":"10.1016\/S0141-9331(03)00091-7_BIB21","article-title":"A negative-overhead, self-timed pipeline","volume":"April","author":"Winters","year":"2002"},{"key":"10.1016\/S0141-9331(03)00091-7_BIB22","article-title":"An event spacing experiment","volume":"April","author":"Winstanley","year":"2002"},{"issue":"11","key":"10.1016\/S0141-9331(03)00091-7_BIB23","doi-asserted-by":"crossref","first-page":"1651","DOI":"10.1109\/4.98986","article-title":"A zero-overhead self-timed 160ns 54b CMOS divider","volume":"26","author":"Williams","year":"1991","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000917?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103000917?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,20]],"date-time":"2019-03-20T21:57:09Z","timestamp":1553119029000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933103000917"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,10]]},"references-count":23,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2003,10]]}},"alternative-id":["S0141933103000917"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(03)00091-7","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2003,10]]}}}