{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T15:30:39Z","timestamp":1648999839754},"reference-count":22,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1016\/s0141-9331(03)00101-7","type":"journal-article","created":{"date-parts":[[2003,6,30]],"date-time":"2003-06-30T14:43:56Z","timestamp":1056984236000},"page":"485-500","source":"Crossref","is-referenced-by-count":0,"title":["An asynchronous copy-back cache architecture"],"prefix":"10.1016","volume":"27","author":[{"given":"D.","family":"Hormdee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.D.","family":"Garside","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.B.","family":"Furber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(03)00101-7_BIB1","unstructured":"S.S. Appleton, S.V. Morton, M.J. Liebelt, Implementation of instruction and data caches for the ECSTAC microprocessor, Internal Report HPCA-ECS-96\/02, Department of Electrical Engineering, The University of Adelaide, June 1996."},{"key":"10.1016\/S0141-9331(03)00101-7_BIB2","series-title":"ARM Architecture Reference Manual","year":"2000"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB3","unstructured":"W.J. Bainbridge, Asynchronous system-on-chip interconnect, PhD Thesis, Department of Computer Science, The University of Manchester, 2000."},{"key":"10.1016\/S0141-9331(03)00101-7_BIB4","unstructured":"J. Bunda, D. Fussel, W.C. Athas, Increasing instruction fetch energy-efficiency of a VLSI microprocessor, Technical Report CS-TR-92-40, 1992."},{"key":"10.1016\/S0141-9331(03)00101-7_BIB5","unstructured":"Chronology of events in the history of microcomputers, URL http:\/\/www.islandnet.com\/\u223ckpolsson\/comphist\/."},{"key":"10.1016\/S0141-9331(03)00101-7_BIB6","unstructured":"P.B. Endecott, LARD documentation home page, URL http:\/\/www.cs.man.ac.uk\/amulet\/projects\/lard\/index.html."},{"issue":"2","key":"10.1016\/S0141-9331(03)00101-7_BIB7","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/5.740018","article-title":"AMULET2e: an asynchronous embedded controller","volume":"87","author":"Furber","year":"1999","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB8","series-title":"AMULET3i\u2014an asynchronous system-on-chip","author":"Garside","year":"2000"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB9","series-title":"The AMULET2e cache system","author":"Garside","year":"1996"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB10","series-title":"A result forwarding mechanism for asynchronous pipelined systems","author":"Gilbert","year":"1997"},{"issue":"11","key":"10.1016\/S0141-9331(03)00101-7_BIB11","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1986.1663096","article-title":"Design decisions for SPUR","volume":"19","author":"Hill","year":"1986","journal-title":"in: IEEE Computer"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB12","series-title":"AMULET3i cache architecture","author":"Hormdee","year":"2001"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB13","doi-asserted-by":"crossref","DOI":"10.1109\/DSD.2002.1115345","article-title":"An asynchronous victim cache","author":"Hormdee","year":"2002","journal-title":"Proceedings of the International Euromicro Symposium on Digital System Design (DSD' 2002), September"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB14","series-title":"Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers","author":"Jouppi","year":"1990"},{"issue":"2","key":"10.1016\/S0141-9331(03)00101-7_BIB15","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/165123.165154","article-title":"Cache write policies and performance","volume":"21","author":"Jouppi","year":"1993","journal-title":"in: Proceedings of the International Symposium on Computer Architecture (ISCA'93)"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB16","series-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"Kroft","year":"1981"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB17","series-title":"The design of an asynchronous MIPS R3000 microprocessor","author":"Martin","year":"1997"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB18","series-title":"A cache line fill circuit for a micropipelined asynchronous microprocessor","author":"Mehra","year":"1995"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB19","unstructured":"K. \u00d6ner, M. Dubois, Effects of main memory latencies on the performance of non-blocking caches, Technical Report #CENG-92-34, University of Southern California, 1992."},{"issue":"1","key":"10.1016\/S0141-9331(03)00101-7_BIB20","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1145\/322108.322110","article-title":"Characterising the storage process and its effects on the update of main memory by write-through","volume":"26","author":"Smith","year":"1979","journal-title":"Journal of the ACM"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB21","series-title":"TITAC-2: a 32-bit asynchronous microprocessor based on scalable-delay-insensitive model","author":"Takamura","year":"1999"},{"key":"10.1016\/S0141-9331(03)00101-7_BIB22","series-title":"Highly-associative caches for low-power processors","author":"Zhang","year":"2000"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103001017?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103001017?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T18:27:06Z","timestamp":1552933626000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933103001017"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":22,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2003,11]]}},"alternative-id":["S0141933103001017"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(03)00101-7","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}