{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T04:28:29Z","timestamp":1649132909225},"reference-count":24,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T00:00:00Z","timestamp":1078099200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2004,3]]},"DOI":"10.1016\/s0141-9331(03)00114-5","type":"journal-article","created":{"date-parts":[[2003,8,1]],"date-time":"2003-08-01T01:57:13Z","timestamp":1059703033000},"page":"57-68","source":"Crossref","is-referenced-by-count":0,"title":["DRAM performance as a function of its structure and memory stream locality"],"prefix":"10.1016","volume":"28","author":[{"given":"Juha","family":"Alakarhu","sequence":"first","affiliation":[]},{"given":"Jarkko","family":"Niittylahti","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"11","key":"10.1016\/S0141-9331(03)00114-5_BIB1","doi-asserted-by":"crossref","first-page":"1202","DOI":"10.1109\/12.966495","article-title":"Designing a modern memory hierarchy with hardware prefetching","volume":"50","author":"Lin","year":"2001","journal-title":"IEEE Transactions Computers"},{"issue":"1","key":"10.1016\/S0141-9331(03)00114-5_BIB2","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1145\/216585.216588","article-title":"Hitting the memory wall: implications of the obvious","volume":"23","author":"Wulf","year":"1995","journal-title":"Computer Architecture News"},{"issue":"2","key":"10.1016\/S0141-9331(03)00114-5_BIB3","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1145\/232974.232983","article-title":"Memory bandwidth limitations of future microprocessors","volume":"27","author":"Burger","year":"1996","journal-title":"Computer Architecture News"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB4","series-title":"Proceedings of the 28th International Symposium on Computer Architecture","article-title":"Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?","author":"Cuppu","year":"2001"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB5","first-page":"November","article-title":"High-performance DRAMs in workstation environments","author":"Cuppu","year":"2001","journal-title":"IEEE Transactions Computers"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB6","series-title":"DDR2 and low latency variants","author":"Davis","year":"2000"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB7","first-page":"68","article-title":"Slammin \u2018jammin\u2019 DRAM scramble","author":"Dipert","year":"2000","journal-title":"EDN"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB8","series-title":"Digest of Technical Papers, Symposium on VLSI Circuits","article-title":"Fast cycle ram (FCRAM); a 20-ns random row access, pipe-lined operating dram","author":"Sato","year":"1998"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB9","series-title":"Proceedings of the IEEE International Symposium on Circuits and Systems","article-title":"A comparative performance analysis of a DDR-SDRAM, a D-RDRAM, and a DDR-FCRAM using a POPeye simulator","author":"Kangmin","year":"2001"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB10","series-title":"Proceedings of the 26th International Symposium on Computer Architecture","article-title":"A performance comparison of contemporary DRAM architectures","author":"Cuppu","year":"1999"},{"issue":"11","key":"10.1016\/S0141-9331(03)00114-5_BIB11","doi-asserted-by":"crossref","first-page":"1255","DOI":"10.1109\/12.895941","article-title":"Dynamic access ordering for streamed computations","volume":"49","author":"McKee","year":"2000","journal-title":"IEEE Transactions Computers"},{"issue":"4","key":"10.1016\/S0141-9331(03)00114-5_BIB12","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1016\/S0141-9331(02)00013-3","article-title":"DRAM simulator for design and analysis of digital systems","volume":"26","author":"Alakarhu","year":"2002","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB13","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/MASCOT.1998.693668","article-title":"Caches as filters: a new approach to cache analysis","author":"Weikle","year":"1998","journal-title":"Proc. 6th International Symposium on Modeling, Analysis and Simulation of Computer and Telecom Systems"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB14","doi-asserted-by":"crossref","unstructured":"D. Burger, T.M. Austin. The SimpleScalar tool set, version 2.0. Technical report, Computer Sciences Department, University of Wisconsin, 1997.","DOI":"10.1145\/268806.268810"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB15","series-title":"IEEE International Midwest Symposium on Circuits and Systems","article-title":"Quick memory stream locality analysis","author":"Alakarhu","year":"2002"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB16","series-title":"Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems","article-title":"A comparison of precharge policies with modern DRAM architectures","author":"Alakarhu","year":"2002"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB17","unstructured":"Micron Technology Inc. Double Data Rate (DDR) SDRAM 256Mb:x4, x8, x16 Preliminary, 2001."},{"key":"10.1016\/S0141-9331(03)00114-5_BIB18","series-title":"Computer Organization and Design","author":"Patterson","year":"1998"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB19","series-title":"Proceedings of the 23rd Annual Hawaii International Conference on System Sciences","article-title":"Benchmark characterization for experimental system evaluation","author":"Conte","year":"1990"},{"issue":"2","key":"10.1016\/S0141-9331(03)00114-5_BIB20","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1147\/sj.92.0078","article-title":"Evaluation techniques for storage hierarchies","volume":"9","author":"Mattson","year":"1970","journal-title":"IBM Systems Journal"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB21","series-title":"Workload characterization: Motivation, goals and methodology","author":"John","year":"1998"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB22","unstructured":"J. Alakarhu, Introduction to Spatial and Temporal Locality Analyzers. 2003."},{"key":"10.1016\/S0141-9331(03)00114-5_BIB23","series-title":"Proceedings of the 33rd Annual International Symposium on Microarchitecture","article-title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","author":"Zhang","year":"2000"},{"key":"10.1016\/S0141-9331(03)00114-5_BIB24","article-title":"Introduction to the Rascas Memory Simulator","author":"Alakarhu","year":"2002","journal-title":"Introduction to the Rascas Memory Simulator"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103001145?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933103001145?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T21:36:47Z","timestamp":1585085807000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933103001145"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,3]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2004,3]]}},"alternative-id":["S0141933103001145"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(03)00114-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2004,3]]}}}