{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,26]],"date-time":"2023-05-26T23:40:29Z","timestamp":1685144429199},"reference-count":23,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1993,11,1]],"date-time":"1993-11-01T00:00:00Z","timestamp":752112000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1993,11]]},"DOI":"10.1016\/s0141-9331(09)91005-5","type":"journal-article","created":{"date-parts":[[2009,9,29]],"date-time":"2009-09-29T09:34:44Z","timestamp":1254216884000},"page":"537-546","source":"Crossref","is-referenced-by-count":2,"title":["V-P cache: a storage efficient virtual cache organization"],"prefix":"10.1016","volume":"17","author":[{"given":"Sang Lyul","family":"Min","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Jesung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Chong Sang","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Heonshik","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"78","reference":[{"issue":"No 3","key":"10.1016\/S0141-9331(09)91005-5_bib1","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"Vol 14","author":"Smith","year":"1982","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/S0141-9331(09)91005-5_bib2","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/36206.36186","article-title":"Coherency for multiprocessor virtual address caches","author":"Goodman","year":"1987","journal-title":"Proc. ASPLOS-II"},{"key":"10.1016\/S0141-9331(09)91005-5_bib3","series-title":"Proc. 18th Annual Hawaii International Conference on System Sciences","first-page":"477","article-title":"Virtually addressed caches for multiprogramming and multiprocessing environments","author":"Knapp","year":"1985"},{"key":"10.1016\/S0141-9331(09)91005-5_bib4","series-title":"Proc. 16th Symposium on Computer Architecture","first-page":"140","article-title":"Organization and performance of a two-level virtual-real cache hierarchy","author":"Wang","year":"1989"},{"key":"10.1016\/S0141-9331(09)91005-5_bib5","series-title":"Proc. 1st Mach USENIX Workshop","first-page":"31","article-title":"Mach on a virtually addressed cache architecture","author":"Chao","year":"1990"},{"key":"10.1016\/S0141-9331(09)91005-5_bib6","series-title":"Proc. 1987 Summer USENIX Conference","first-page":"217","article-title":"Virtual address cache in Unix","author":"Cheng","year":"1987"},{"key":"10.1016\/S0141-9331(09)91005-5_bib7","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1145\/143365.143499","article-title":"Consistency management for virtually indexed caches","author":"Wheeler","year":"1992","journal-title":"Proc. ASPLOS-V"},{"key":"10.1016\/S0141-9331(09)91005-5_bib8","series-title":"Proc. 13th Symposium on Computer Architecture","first-page":"119","article-title":"ATUM: A new technique for capturing address traces using microcode","author":"Agarwal","year":"1986"},{"issue":"No 12","key":"10.1016\/S0141-9331(09)91005-5_bib9","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/2.16187","article-title":"A case for direct-mapped caches","volume":"Vol 21","author":"Hill","year":"1988","journal-title":"Comput"},{"key":"10.1016\/S0141-9331(09)91005-5_bib10","series-title":"Proc. 15th Symposium on Computer Architecture","first-page":"290","article-title":"Performance tradeoffs in cache design","author":"Przybylski","year":"1988"},{"key":"10.1016\/S0141-9331(09)91005-5_bib11","series-title":"Proc. 16th Symposium on Computer Architecture","first-page":"242","article-title":"Achieving high instruction cache performance with an optimizing compiler","author":"Hwu","year":"1989"},{"key":"10.1016\/S0141-9331(09)91005-5_bib12","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1145\/70082.68200","article-title":"Program optimization for instruction caches","author":"McFarling","year":"1989","journal-title":"Proc. ASPLOS-III"},{"key":"10.1016\/S0141-9331(09)91005-5_bib13","series-title":"Proc. ACM SIG-PLAN '90 Conference on Programming Language Design and Implementation","first-page":"16","article-title":"Profile guided code positioning","author":"Pettis","year":"1990"},{"key":"10.1016\/S0141-9331(09)91005-5_bib14","series-title":"Proc. 17th Symposium on Computer Architecture","first-page":"364","article-title":"Improving directecl-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"Jouppi","year":"1990"},{"key":"10.1016\/S0141-9331(09)91005-5_bib15","series-title":"Proc. 19th Symposium on Computer Architecture","first-page":"191","article-title":"Cache replacement with dynamic exclusion","author":"McFarling","year":"1992"},{"key":"10.1016\/S0141-9331(09)91005-5_bib16","series-title":"Computer Architecture-A Quantitative Approach","author":"Hennessy","year":"1990"},{"issue":"No 11","key":"10.1016\/S0141-9331(09)91005-5_bib17","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1986.1663096","article-title":"Design decisions in SPUR","volume":"Vol 19","author":"Hill","year":"1986","journal-title":"Comput"},{"key":"10.1016\/S0141-9331(09)91005-5_bib18","series-title":"Analysis of Cache Performance for Operating Systems and Multiprogramming","author":"Agarwal","year":"1989"},{"issue":"No 12","key":"10.1016\/S0141-9331(09)91005-5_bib19","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A new solution to coherence problems in multicache systems","volume":"Vol C-27","author":"Censier","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0141-9331(09)91005-5_bib20","series-title":"Proc. 10th Symposium on Computer Architecture","first-page":"124","article-title":"Using cache memory to reduce processor-memory traffic","author":"Goodman","year":"1983"},{"key":"10.1016\/S0141-9331(09)91005-5_bib21","series-title":"Proc. 12th Symposium on Computer Architecture","first-page":"276","article-title":"Implementing a cache consistency protocol","author":"Katz","year":"1985"},{"key":"10.1016\/S0141-9331(09)91005-5_bib22","series-title":"Proc. 12th Symposium on Computer Architecture","first-page":"340","article-title":"Dynamic decentralized cache consistency schemes for MIMD parallel processors","author":"Rudolph","year":"1985"},{"key":"10.1016\/S0141-9331(09)91005-5_bib23","doi-asserted-by":"crossref","first-page":"164","DOI":"10.1145\/36206.36199","article-title":"Firefly: a multiprocessor workstation","author":"Thacker","year":"1987","journal-title":"Proc. ASPLOS-II"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933109910055?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933109910055?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2023,5,26]],"date-time":"2023-05-26T23:13:36Z","timestamp":1685142816000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933109910055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,11]]},"references-count":23,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1993,11]]}},"alternative-id":["S0141933109910055"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(09)91005-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1993,11]]}}}