{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:01:11Z","timestamp":1649185271288},"reference-count":33,"publisher":"Elsevier BV","issue":"9","license":[{"start":{"date-parts":[[1993,11,1]],"date-time":"1993-11-01T00:00:00Z","timestamp":752112000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1993,11]]},"DOI":"10.1016\/s0141-9331(09)91006-7","type":"journal-article","created":{"date-parts":[[2009,9,29]],"date-time":"2009-09-29T05:34:44Z","timestamp":1254202484000},"page":"547-555","source":"Crossref","is-referenced-by-count":0,"title":["Line fetch\/prefetch in a stack cache memory"],"prefix":"10.1016","volume":"17","author":[{"given":"Lanfranco","family":"Lopriore","sequence":"first","affiliation":[],"role":[{"role":"author","vocab":"crossref"}]}],"member":"78","reference":[{"issue":"No 3","key":"10.1016\/S0141-9331(09)91006-7_bib1","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"Vol 14","author":"Smith","year":"1982","journal-title":"Comput Surv."},{"key":"10.1016\/S0141-9331(09)91006-7_bib2","series-title":"Proceedings of the Filth International Conference on Architectural Support lor Programming Languages and Operating Systems","first-page":"51","article-title":"Reducing memory latency via non-blocking and prefetching caches","author":"Chen","year":"1992"},{"issue":"No 12","key":"10.1016\/S0141-9331(09)91006-7_bib3","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/C-M.1978.218016","article-title":"Sequential program prefetching in memory hierarchies","volume":"Vol 11","author":"Smith","year":"1978","journal-title":"Comput"},{"key":"10.1016\/S0141-9331(09)91006-7_bib4","series-title":"Proceedings of the Filth International Conference on Architectural Support lor Programming Languages and Operating Systems","first-page":"62","article-title":"Design and evaluation of a compiler algorithm for prefetching","author":"Mowry","year":"1992"},{"issue":"No 1","key":"10.1016\/S0141-9331(09)91006-7_bib5","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1145\/58564.59296","article-title":"Efficient (stack) algorithms for analysis of write-back and sector memories","volume":"Vol 7","author":"Thompson","year":"1989","journal-title":"ACM Trans. Comput Syst"},{"key":"10.1016\/S0141-9331(09)91006-7_bib6","series-title":"Computer Architecture Software and Hardware","author":"Kain","year":"1989"},{"key":"10.1016\/S0141-9331(09)91006-7_bib7","series-title":"A High Performance Architecture for Prolog","author":"Dobry","year":"1990"},{"key":"10.1016\/S0141-9331(09)91006-7_bib8","first-page":"375","article-title":"On the use of registers vs. cache to minimize memory traffic","volume":"Vol 14","author":"Goodman","year":"1986"},{"key":"10.1016\/S0141-9331(09)91006-7_bib9","first-page":"42","article-title":"An architecture for the direct execution of the Forth programming language","volume":"Vol 15","author":"Hayes","year":"1987"},{"issue":"No 9","key":"10.1016\/S0141-9331(09)91006-7_bib10","doi-asserted-by":"crossref","first-page":"613","DOI":"10.1049\/el:19890417","article-title":"Cache memory for Prolog stack","volume":"Vol 25","author":"Lazzerini","year":"1989","journal-title":"Electron. Lett."},{"key":"10.1016\/S0141-9331(09)91006-7_bib11","series-title":"Memory Performance of Prolog Architectures","author":"Tick","year":"1988"},{"key":"10.1016\/S0141-9331(09)91006-7_bib12","series-title":"Programming Languages: Design and Implementation","author":"Pratt","year":"1984"},{"key":"10.1016\/S0141-9331(09)91006-7_bib13","series-title":"Comparative Programming Languages","author":"Wilson","year":"1988"},{"key":"10.1016\/S0141-9331(09)91006-7_bib14","series-title":"Characteristics of Program Localities","author":"Madison","year":"1982"},{"key":"10.1016\/S0141-9331(09)91006-7_bib15","series-title":"Computer Architecture and Design","author":"van de Goor","year":"1989"},{"key":"10.1016\/S0141-9331(09)91006-7_bib16","first-page":"48","article-title":"Register allocation for free: the C Machine stack cache","volume":"Vol 10","author":"Ditzel","year":"1982"},{"key":"10.1016\/S0141-9331(09)91006-7_bib17","first-page":"48","article-title":"High-speed top-of-stack scheme for VLSI processor: a management algorithm and its analysis","volume":"Vol 13","author":"Hasegawa","year":"1985"},{"key":"10.1016\/S0141-9331(09)91006-7_bib18","series-title":"MIPS RISC Architecture","author":"Kane","year":"1992"},{"key":"10.1016\/S0141-9331(09)91006-7_bib19","series-title":"Language Architectures and Programming Environments","first-page":"121","article-title":"Reduced architecture","author":"Patterson","year":"1992"},{"key":"10.1016\/S0141-9331(09)91006-7_bib20","series-title":"A Guide to RISC Microprocessors","year":"1992"},{"key":"10.1016\/S0141-9331(09)91006-7_bib21","first-page":"242","article-title":"Achieving high instruction cache performance with an optimizing compiler","volume":"Vol 17","author":"Hwu","year":"1989"},{"issue":"No 11","key":"10.1016\/S0141-9331(09)91006-7_bib22","doi-asserted-by":"crossref","first-page":"1538","DOI":"10.1109\/5.90117","article-title":"Virtual address cache with no reverse address buffering","volume":"Vol 76","author":"Lopriore","year":"1988","journal-title":"Proc. IEEE"},{"issue":"No 1","key":"10.1016\/S0141-9331(09)91006-7_bib23","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1145\/359367.359422","article-title":"Segment sizes and lifetimes in Algol 60 programs","volume":"Vol 20","author":"Batson","year":"1977","journal-title":"Comm. ACM"},{"key":"10.1016\/S0141-9331(09)91006-7_bib24","series-title":"Computation Structures","author":"Ward","year":"1990"},{"issue":"No 12","key":"10.1016\/S0141-9331(09)91006-7_bib25","doi-asserted-by":"crossref","first-page":"1612","DOI":"10.1109\/12.40842","article-title":"Evaluating associativity in CPU caches","volume":"Vol 38","author":"Hill","year":"1989","journal-title":"IEEE Trans. Comput"},{"issue":"No 9","key":"10.1016\/S0141-9331(09)91006-7_bib26","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/TC.1987.5009537","article-title":"Line (block) size choice for CPU cache memories","volume":"Vol C-36","author":"Smith","year":"1987","journal-title":"IEEE Trans. Comput"},{"key":"10.1016\/S0141-9331(09)91006-7_bib27","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1002\/spe.4380120209","article-title":"A contextual analysis of Pascal programs","volume":"Vol 12","author":"Cook","year":"1982","journal-title":"Softw. Pract Exper."},{"key":"10.1016\/S0141-9331(09)91006-7_bib28","series-title":"Proceedings of the Seventeenth Annual International Symposium on Computer Architecture","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"Jouppi","year":"1990"},{"key":"10.1016\/S0141-9331(09)91006-7_bib29","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1990"},{"key":"10.1016\/S0141-9331(09)91006-7_bib30","series-title":"Proceedings of the Eighteenth Annual International Symposium on Computer Architecture","first-page":"43","article-title":"An architecture for software-controlled data prefetching","author":"Klaiber","year":"1991"},{"key":"10.1016\/S0141-9331(09)91006-7_bib31","series-title":"Analysis of Cache Performance for Operating Systems and Multiprogramming","author":"Agarwal","year":"1989"},{"key":"10.1016\/S0141-9331(09)91006-7_bib32","series-title":"Proceedings of the Seventeenth Annual International Symposium on Computer Architecture","first-page":"160","article-title":"The performance impact of block sizes and fetch strategies","author":"Przybylski","year":"1990"},{"key":"10.1016\/S0141-9331(09)91006-7_bib33","first-page":"234","article-title":"Improving performance of small on-chip instruction caches","volume":"Vol 17","author":"Farrens","year":"1989"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933109910067?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933109910067?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,12,16]],"date-time":"2018-12-16T03:57:29Z","timestamp":1544932649000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933109910067"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,11]]},"references-count":33,"journal-issue":{"issue":"9","published-print":{"date-parts":[[1993,11]]}},"alternative-id":["S0141933109910067"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(09)91006-7","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1993,11]]}}}