{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,8]],"date-time":"2025-05-08T18:22:00Z","timestamp":1746728520537},"reference-count":29,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1997,3]]},"DOI":"10.1016\/s0141-9331(96)01101-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T12:57:47Z","timestamp":1027601867000},"page":"391-400","source":"Crossref","is-referenced-by-count":17,"title":["A superscalar architecture to exploit instruction level parallelism"],"prefix":"10.1016","volume":"20","author":[{"given":"Gordon","family":"Steven","sequence":"first","affiliation":[]},{"given":"Bruce","family":"Christianson","sequence":"additional","affiliation":[]},{"given":"Roger","family":"Collins","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Potter","sequence":"additional","affiliation":[]},{"given":"Fleur","family":"Steven","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(96)01101-5_bib1","series-title":"Superscalar Microprocessor Design","author":"Johnson","year":"1991"},{"key":"10.1016\/S0141-9331(96)01101-5_bib2","series-title":"10th Annual Symposium on Computer Architecture","first-page":"140","article-title":"Very long instruction set architectures and the ELI-512","author":"Fisher","year":"1983"},{"key":"10.1016\/S0141-9331(96)01101-5_bib3","first-page":"1","article-title":"The Hatfield Superscalar Architecture: Version 2","author":"Steven","year":"1994","journal-title":"University of Hertfordshire Technical Report"},{"key":"10.1016\/S0141-9331(96)01101-5_bib4","first-page":"176","article-title":"Limits of instruction level parallelism","author":"Wall","year":"1991"},{"key":"10.1016\/S0141-9331(96)01101-5_bib5","first-page":"23","article-title":"Using a resource limited instruction scheduler to evaluate the iHARP Processor","volume":"142","author":"Steven","year":"1995"},{"key":"10.1016\/S0141-9331(96)01101-5_bib6","series-title":"18th Annual Int. Symp. on Computer Architecture","first-page":"276","article-title":"Single instruction stream parallelism is greater than two","author":"Butler","year":"1991"},{"key":"10.1016\/S0141-9331(96)01101-5_bib7","series-title":"19th Annual Int. Symp. on Computer Architecture","first-page":"46","article-title":"Limits of control flow on parallelism","author":"Lam","year":"1992"},{"key":"10.1016\/S0141-9331(96)01101-5_bib8","series-title":"Investigating the limits of fine-grained parallelism in a statically-scheduled superscalar architecture","author":"Potter","year":"1996"},{"key":"10.1016\/S0141-9331(96)01101-5_bib9","doi-asserted-by":"crossref","first-page":"579","DOI":"10.1016\/0141-9331(89)90017-3","article-title":"HARP: A parallel pipelined RISC processor","volume":"13","author":"Steven","year":"1989","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/S0141-9331(96)01101-5_bib10","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1016\/0165-6074(93)90264-L","article-title":"ALU design and processor branch architecture","volume":"36","author":"Steven","year":"1993","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/S0141-9331(96)01101-5_bib11","series-title":"Computer Architecture A Quantitative Approach","author":"Patterson","year":"1990"},{"key":"10.1016\/S0141-9331(96)01101-5_bib12","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1016\/0165-6074(93)90060-X","article-title":"Addressing mechanisms for VLIW and superscalar processors","volume":"39","author":"Steven","year":"1993","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/S0141-9331(96)01101-5_bib13","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/40.216745","article-title":"Architecture of the Pentium microprocessor","volume":"13","author":"Alpert","year":"1993","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(96)01101-5_bib14","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1016\/0165-6074(94)90016-7","article-title":"An explicitly declared delayed-branch mechanism for a superscalar architecture","volume":"40","author":"Collins","year":"1994","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/S0141-9331(96)01101-5_bib15","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/40.216747","article-title":"The Alpha AXP architecture and 21064 processor","volume":"13","author":"McLellan","year":"1993","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(96)01101-5_bib16","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MM.1994.363071","article-title":"The PowerPC 604 RISC microprocessor","volume":"14","author":"Song","year":"1994","journal-title":"IEEE Micro"},{"key":"10.1016\/S0141-9331(96)01101-5_bib17","series-title":"19th Annual Int. Symp. on Computer Architecture","first-page":"124","article-title":"Alternative implementations of two-level adaptive branch prediction","author":"Yeh","year":"1992"},{"key":"10.1016\/S0141-9331(96)01101-5_bib18","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1109\/12.4607","article-title":"Implementing precise interrupts in pipelined processors","volume":"37","author":"Smith","year":"1988","journal-title":"IEEE Transactions on Computer"},{"key":"10.1016\/S0141-9331(96)01101-5_bib19","series-title":"Proc. 13th Annual Symp. on Computer Architecture","first-page":"386","article-title":"Highly concurrent scalar processing","author":"Hsu","year":"1986"},{"key":"10.1016\/S0141-9331(96)01101-5_bib20","first-page":"55","article-title":"An efficient resource-constrained global scheduling technique for superscalar and VLIW processors","volume":"25","author":"Moon","year":"1992","journal-title":"Micro"},{"key":"10.1016\/S0141-9331(96)01101-5_bib21","series-title":"28th Hawaii Int. Conf. on System Sciences","article-title":"An architecture for high instruction level parallelism","author":"Arya","year":"1995"},{"key":"10.1016\/S0141-9331(96)01101-5_bib22","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","article-title":"The Cydra5 departmental supercomputer: Design philosophies, decisions and trade-offs","volume":"22","author":"Rau","year":"1989","journal-title":"Computer"},{"key":"10.1016\/S0141-9331(96)01101-5_bib23","series-title":"VLSI RISC Architecture and Organization","author":"Furber","year":"1989"},{"key":"10.1016\/S0141-9331(96)01101-5_bib24","first-page":"439","article-title":"iHARP: A multiple instruction issue processor","volume":"139","author":"Steven","year":"1992"},{"key":"10.1016\/S0141-9331(96)01101-5_bib25","first-page":"217","article-title":"Characterizing the impact of predicated execution on branch prediction","volume":"27","author":"Mahlke","year":"1994","journal-title":"Micro"},{"key":"10.1016\/S0141-9331(96)01101-5_bib26","series-title":"Instruction scheduling for a superscalar architecture","author":"Collins","year":"1996"},{"key":"10.1016\/S0141-9331(96)01101-5_bib27","author":"Collins","year":"1995"},{"key":"10.1016\/S0141-9331(96)01101-5_bib28","author":"Trainis","year":"1994"},{"key":"10.1016\/S0141-9331(96)01101-5_bib29","doi-asserted-by":"crossref","first-page":"663","DOI":"10.1109\/12.24269","article-title":"Run-time disambiguation: Coping with statically unpredictable dependencies","volume":"38","author":"Nicolau","year":"1989","journal-title":"IEEE Transactions on Computers"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011015?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011015?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T01:55:47Z","timestamp":1556589347000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933196011015"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,3]]},"references-count":29,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1997,3]]}},"alternative-id":["S0141933196011015"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(96)01101-5","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1997,3]]}}}