{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T17:16:10Z","timestamp":1649006170790},"reference-count":5,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1997,3,1]],"date-time":"1997-03-01T00:00:00Z","timestamp":857174400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1997,3]]},"DOI":"10.1016\/s0141-9331(96)01106-4","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"401-407","source":"Crossref","is-referenced-by-count":0,"title":["A routing algorithm for row-based FPGAs"],"prefix":"10.1016","volume":"20","author":[{"given":"Dimitrios","family":"Kagaris","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(96)01106-4_bib1","series-title":"Field Programmable Gate Arrays","author":"Brown","year":"1992"},{"key":"10.1016\/S0141-9331(96)01106-4_bib2","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1109\/4.18600","article-title":"An architecture for electrically configurable gate arrays","volume":"24","author":"Gamal","year":"1989","journal-title":"IEEE J. Solid-State Cir."},{"key":"10.1016\/S0141-9331(96)01106-4_bib3","first-page":"79","article-title":"Segmented channel routing","volume":"12","author":"Roychowdhury","year":"1993","journal-title":"IEEE Trans. CAD\/ICAS"},{"key":"10.1016\/S0141-9331(96)01106-4_bib4","first-page":"1695","article-title":"A bounded search algorithm for segmented channel routing for FPGA's and associated channel architecture issues","volume":"12","author":"Roy","year":"1993","journal-title":"IEEE Trans. CAD\/ICAS"},{"key":"10.1016\/S0141-9331(96)01106-4_bib5","series-title":"Combinatorial Optimization: Networks and Matroids","author":"Lawler","year":"1976"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011064?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011064?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,18]],"date-time":"2019-04-18T19:52:15Z","timestamp":1555617135000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933196011064"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,3]]},"references-count":5,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1997,3]]}},"alternative-id":["S0141933196011064"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(96)01106-4","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1997,3]]}}}