{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T23:45:44Z","timestamp":1648856744753},"reference-count":26,"publisher":"Elsevier BV","issue":"10","license":[{"start":{"date-parts":[[1997,7,1]],"date-time":"1997-07-01T00:00:00Z","timestamp":867715200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1997,7]]},"DOI":"10.1016\/s0141-9331(96)01122-2","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:50:06Z","timestamp":1027637406000},"page":"595-605","source":"Crossref","is-referenced-by-count":0,"title":["Design and implementation of dual processor block with shared external cache memory"],"prefix":"10.1016","volume":"20","author":[{"given":"Soo-Won","family":"Kim","sequence":"first","affiliation":[]},{"given":"Hanseok","family":"Ko","sequence":"additional","affiliation":[]},{"given":"Woo-Jong","family":"Hahn","sequence":"additional","affiliation":[]},{"given":"Jong-Sik","family":"Hahm","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0141-9331(96)01122-2_BIB1","unstructured":"J. Archibald, J.L. Baer, Cache coherence protocols: Evaluation using multiprocessor simulation model, ACM TOCS (1986) 273\u2013298."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB2","unstructured":"R.H. Katz, D.A. Wood, S.J. Eggers, C. Perkins and R.G. Sheldon, Implementing a cache consistency protocol, Report No. UCB\/CSD 84\/207, 1984."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB3","doi-asserted-by":"crossref","unstructured":"P. Sweazey, A.J. Smith, A class of compatible cache consistency protocols and their support by the IEEE futurebus, IEEE 13th ISCA, June, 1986, pp. 414\u2013423.","DOI":"10.1145\/17356.17404"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB4","unstructured":"MC68040 32-bit microprocessor user's manual, Motorola, 1989."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB5","unstructured":"i486 microprocessor user's manual, Intel, 1989."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB6","unstructured":"Pentium processor user's manual, Intel, 1993."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB7","unstructured":"PowerPCt microprocessor, Motorola, 1994."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB8","doi-asserted-by":"crossref","unstructured":"R.T. Short, H.M. Levy, A simulation study of two level caches, IEEE 15th ISCA, May, 1988, pp. 81\u201388.","DOI":"10.1109\/ISCA.1988.5213"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB9","doi-asserted-by":"crossref","unstructured":"A.J. Smith, Cache memories, ACM Computing Survey (3) (1982) 473\u2013530.","DOI":"10.1145\/356887.356892"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB10","doi-asserted-by":"crossref","unstructured":"S. Eggers, R. Katz, The effects of sharing on the cache and bus performance of parallel programs, IEEE ASPLOS III, April, 1989, pp. 257\u2013270.","DOI":"10.1145\/70082.68206"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB11","doi-asserted-by":"crossref","unstructured":"A.W. Wilson, Hierarchical cache\/bus architecture for shared memory multiprocessors, IEEE 14th ISCA, June, 1987, pp. 244\u2013252.","DOI":"10.1145\/30350.30378"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB12","doi-asserted-by":"crossref","unstructured":"B.S. Nayfeh, K. Olukokun, Exploring the design space for a shared-cache multiprocessor, IEEE 21th ISCA, April, 1994, pp. 166\u2013175.","DOI":"10.1109\/ISCA.1994.288152"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB13","unstructured":"C.H. Won, W.J. Hahn, J.S. Ham, Y.H. Yoon, Evaluation of shared memory multiprocessor, KITE JTC-CSCC'90, December, 1990, pp. 88\u201391."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB14","unstructured":"Y.H. Yoon, K.W. Lim, Multiprocessing computer: TICOM, KITE IEEE Korea Section 1st Workshop on Parallel Processing Computer, June, 1992, pp. 25\u201342."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB15","unstructured":"A.D. Ki, W.S. Sim, K.Y. Kang and B.P. Park, Highly pipelined bus: HiPi-Bus, IEEE JTC-CSCC'91, July, 1991."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB16","doi-asserted-by":"crossref","unstructured":"J.L. Baer, W. Wang, On the inclusion properties for multi-level cache hierarchies, IEEE 15th ISCA, May, 1988, pp. 73\u201380.","DOI":"10.1109\/ISCA.1988.5212"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB17","doi-asserted-by":"crossref","unstructured":"S.A. Przybylski, Cache and Memory Hierarchy Design: A Performance-Directed Approach, Morgan Kauffmann Publishers, 1990.","DOI":"10.1016\/B978-0-08-050059-1.50009-8"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB18","doi-asserted-by":"crossref","unstructured":"A. Agarwal, Analysis of Cache Performance for Operating Systems and Multiprogramming, Kluwer Academic Publishers, 1989.","DOI":"10.1007\/978-1-4613-1623-7"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB19","unstructured":"A.J. Smith, Line size selection in CPU cache memories, IEEE Transactions on Computers (1987) 1064\u20131075 ."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB20","doi-asserted-by":"crossref","unstructured":"M.D. Hill, A.J. Smith, Evaluating associativity in CPU caches, IEEE Transactions on Computers (1989).","DOI":"10.1109\/12.40842"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB21","doi-asserted-by":"crossref","unstructured":"P. Stenstrom, A survey of cache coherency schemes for multiprocessors, Computer (1990).","DOI":"10.1109\/2.55497"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB22","doi-asserted-by":"crossref","unstructured":"C.P. Thacker, L.C. Stewart, Firefly: A multiprocessor workstation, IEEE ASPLOS II, October, 1987, pp. 164\u2013172.","DOI":"10.1145\/36204.36199"},{"key":"10.1016\/S0141-9331(96)01122-2_BIB23","unstructured":"The EPLD data book, Altera, 1993."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB24","unstructured":"The programmable gate array data book, Xilinx, 1992."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB25","unstructured":"W.S. Sim, A.D. Ki, B.K. Park and Y.H. Yoon, Implementation of bus status analyzer on the bus-based multiprocessor system, IEEE JTC-CSCC'91, July, 1991."},{"key":"10.1016\/S0141-9331(96)01122-2_BIB26","unstructured":"UNIX system price performance guide, AIM Technology, 1992."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011222?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933196011222?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,28]],"date-time":"2020-01-28T23:50:16Z","timestamp":1580255416000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933196011222"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,7]]},"references-count":26,"journal-issue":{"issue":"10","published-print":{"date-parts":[[1997,7]]}},"alternative-id":["S0141933196011222"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(96)01122-2","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1997,7]]}}}